Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a71dd897 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/dce11: don't share PLLs on Polaris 



They are part of the phy so you can't share them.

Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 438498a8

drivers/gpu/drm/amd/amdgpu/dce_v11_0.c

+0 −4
Original line number Original line Diff line number Diff line
@@ -2419,10 +2419,6 @@ static u32 dce_v11_0_pick_pll(struct drm_crtc *crtc) 




		if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder)))

		if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder)))

			return ATOM_DP_DTO;

			return ATOM_DP_DTO;

		/* use the same PPLL for all monitors with the same clock */

		pll = amdgpu_pll_get_shared_nondp_ppll(crtc);

		if (pll != ATOM_PPLL_INVALID)

			return pll;





		switch (amdgpu_encoder->encoder_id) {

		switch (amdgpu_encoder->encoder_id) {

		case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:

		case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: