Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a458ce33 authored by Bjorn Helgaas's avatar Bjorn Helgaas
Browse files

PCI: hisi: Include register block base in PCIE_SYS_STATE4 address 



Include the PCIE_HIP06_CTRL_OFF block base in the PCIE_SYS_STATE4 register
address so reads of PCIE_SYS_STATE4 don't have to mention both.  No
functional change intended.

Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
parent 4368f096

drivers/pci/host/pcie-hisi.c

+6 −6
Original line number Diff line number Diff line
@@ -22,11 +22,11 @@ 


#include "pcie-designware.h"



#define PCIE_LTSSM_LINKUP_STATE				0x11

#define PCIE_LTSSM_STATE_MASK				0x3F

#define PCIE_SUBCTRL_SYS_STATE4_REG		0x6818

#define PCIE_SYS_STATE4						0x31c

#define PCIE_HIP06_CTRL_OFF			0x1000

#define PCIE_SYS_STATE4				(PCIE_HIP06_CTRL_OFF + 0x31c)

#define PCIE_LTSSM_LINKUP_STATE			0x11

#define PCIE_LTSSM_STATE_MASK			0x3F



#define to_hisi_pcie(x)	container_of(x, struct hisi_pcie, pp)
@@ -108,7 +108,7 @@ static int hisi_pcie_link_up_hip06(struct hisi_pcie *hisi_pcie) 
	struct pcie_port *pp = &hisi_pcie->pp;

	u32 val;



	val = dw_pcie_readl_rc(pp, PCIE_HIP06_CTRL_OFF + PCIE_SYS_STATE4);

	val = dw_pcie_readl_rc(pp, PCIE_SYS_STATE4);



	return ((val & PCIE_LTSSM_STATE_MASK) == PCIE_LTSSM_LINKUP_STATE);

}