Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9f945eab authored by Tony Cheng's avatar Tony Cheng Committed by Alex Deucher
Browse files

drm/amd/display: fix bug in force_single_disp_pipe_split 



should only lower dpp clock.

Signed-off-by: default avatarTony Cheng <tony.cheng@amd.com>
Reviewed-by: default avatarYongqiang Sun <yongqiang.sun@amd.com>
Acked-by: default avatarHarry Wentland <Harry.Wentland@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 966869d0

drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c

+4 −1
Original line number Diff line number Diff line
@@ -732,11 +732,14 @@ void hack_disable_optional_pipe_split(struct dcn_bw_internal_vars *v) 
void hack_force_pipe_split(struct dcn_bw_internal_vars *v,

		unsigned int pixel_rate_khz)

{

	float pixel_rate_mhz = pixel_rate_khz / 1000;



	/*

	 * force enabling pipe split by lower dpp clock for DPM0 to just

	 * below the specify pixel_rate, so bw calc would split pipe.

	 */

	v->max_dppclk[0] = pixel_rate_khz / 1000;

	if (pixel_rate_mhz < v->max_dppclk[0])

		v->max_dppclk[0] = pixel_rate_mhz;

}



void hack_bounding_box(struct dcn_bw_internal_vars *v,