Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9af684ef authored by Maxime Ripard's avatar Maxime Ripard
Browse files

ARM: sun8i: dt: Add mali node 



The A23 and A33 have an ARM Mali 400 GPU. Now that we have a binding, add
it to our DT.

Acked-by: default avatarChen-Yu Tsai <wens@csie.org>
Signed-off-by: default avatarMaxime Ripard <maxime.ripard@free-electrons.com>
parent 487a07fb

arch/arm/boot/dts/sun8i-a23-a33.dtsi

+26 −0
Original line number Diff line number Diff line
@@ -472,6 +472,32 @@ 
			#size-cells = <0>;

		};



		mali: gpu@1c40000 {

			compatible = "allwinner,sun8i-a23-mali",

				     "allwinner,sun7i-a20-mali", "arm,mali-400";

			reg = <0x01c40000 0x10000>;

			interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "gp",

					  "gpmmu",

					  "pp0",

					  "ppmmu0",

					  "pp1",

					  "ppmmu1",

					  "pmu";

			clocks = <&ccu CLK_BUS_GPU>, <&ccu CLK_GPU>;

			clock-names = "bus", "core";

			resets = <&ccu RST_BUS_GPU>;



			assigned-clocks = <&ccu CLK_GPU>;

			assigned-clock-rates = <408000000>;

		};



		gic: interrupt-controller@01c81000 {

			compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";

			reg = <0x01c81000 0x1000>,