Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9a62dcf4 authored by Uwe Kleine-König's avatar Uwe Kleine-König Committed by Marc Kleine-Budde
Browse files

arm: dts: imx[35]*: declare flexcan devices to be compatible to imx25's flexcan 



Commit d50f4630 ("arm: dts: Remove p1010-flexcan compatible from imx
series dts") removed the fallback compatible "fsl,p1010-flexcan" from
the imx device trees. As the flexcan cores on i.MX25, i.MX35 and i.MX53
are identical, introduce the first as fallback for the two latter ones.

Fixes: d50f4630 ("arm: dts: Remove p1010-flexcan compatible from imx series dts")
Signed-off-by: default avatarUwe Kleine-König <u.kleine-koenig@pengutronix.de>
Cc: linux-stable <stable@vger.kernel.org> # >= v4.16
Signed-off-by: default avatarMarc Kleine-Budde <mkl@pengutronix.de>
parent 0e030a37

arch/arm/boot/dts/imx35.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -303,7 +303,7 @@ 
			};



			can1: can@53fe4000 {

				compatible = "fsl,imx35-flexcan";

				compatible = "fsl,imx35-flexcan", "fsl,imx25-flexcan";

				reg = <0x53fe4000 0x1000>;

				clocks = <&clks 33>, <&clks 33>;

				clock-names = "ipg", "per";
@@ -312,7 +312,7 @@ 
			};



			can2: can@53fe8000 {

				compatible = "fsl,imx35-flexcan";

				compatible = "fsl,imx35-flexcan", "fsl,imx25-flexcan";

				reg = <0x53fe8000 0x1000>;

				clocks = <&clks 34>, <&clks 34>;

				clock-names = "ipg", "per";

arch/arm/boot/dts/imx53.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -551,7 +551,7 @@ 
			};



			can1: can@53fc8000 {

				compatible = "fsl,imx53-flexcan";

				compatible = "fsl,imx53-flexcan", "fsl,imx25-flexcan";

				reg = <0x53fc8000 0x4000>;

				interrupts = <82>;

				clocks = <&clks IMX5_CLK_CAN1_IPG_GATE>,
@@ -561,7 +561,7 @@ 
			};



			can2: can@53fcc000 {

				compatible = "fsl,imx53-flexcan";

				compatible = "fsl,imx53-flexcan", "fsl,imx25-flexcan";

				reg = <0x53fcc000 0x4000>;

				interrupts = <83>;

				clocks = <&clks IMX5_CLK_CAN2_IPG_GATE>,