Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9842ceae authored by Pratyush Anand's avatar Pratyush Anand Committed by Catalin Marinas
Browse files

arm64: Add uprobe support 



This patch adds support for uprobe on ARM64 architecture.

Unit tests for following have been done so far and they have been found
working
    1. Step-able instructions, like sub, ldr, add etc.
    2. Simulation-able like ret, cbnz, cbz etc.
    3. uretprobe
    4. Reject-able instructions like sev, wfe etc.
    5. trapped and abort xol path
    6. probe at unaligned user address.
    7. longjump test cases

Currently it does not support aarch32 instruction probing.

Signed-off-by: default avatarPratyush Anand <panand@redhat.com>
Signed-off-by: default avatarCatalin Marinas <catalin.marinas@arm.com>
parent 06beb72f

arch/arm64/Kconfig

+3 −0
Original line number Diff line number Diff line
@@ -238,6 +238,9 @@ config PGTABLE_LEVELS 
	default 3 if ARM64_16K_PAGES && ARM64_VA_BITS_47

	default 4 if !ARM64_64K_PAGES && ARM64_VA_BITS_48



config ARCH_SUPPORTS_UPROBES

	def_bool y



source "init/Kconfig"



source "kernel/Kconfig.freezer"

arch/arm64/include/asm/cacheflush.h

+1 −0
Original line number Diff line number Diff line
@@ -71,6 +71,7 @@ extern void __flush_dcache_area(void *addr, size_t len); 
extern void __clean_dcache_area_poc(void *addr, size_t len);

extern void __clean_dcache_area_pou(void *addr, size_t len);

extern long __flush_cache_user_range(unsigned long start, unsigned long end);

extern void sync_icache_aliases(void *kaddr, unsigned long len);



static inline void flush_cache_mm(struct mm_struct *mm)

{

arch/arm64/include/asm/debug-monitors.h

+3 −0
Original line number Diff line number Diff line
@@ -68,6 +68,9 @@ 
#define BRK64_ESR_MASK		0xFFFF

#define BRK64_ESR_KPROBES	0x0004

#define BRK64_OPCODE_KPROBES	(AARCH64_BREAK_MON | (BRK64_ESR_KPROBES << 5))

/* uprobes BRK opcodes with ESR encoding  */

#define BRK64_ESR_UPROBES	0x0005

#define BRK64_OPCODE_UPROBES	(AARCH64_BREAK_MON | (BRK64_ESR_UPROBES << 5))



/* AArch32 */

#define DBG_ESR_EVT_BKPT	0x4

arch/arm64/include/asm/ptrace.h

+8 −0
Original line number Diff line number Diff line
@@ -217,6 +217,14 @@ int valid_user_regs(struct user_pt_regs *regs, struct task_struct *task); 


#include <asm-generic/ptrace.h>



#define procedure_link_pointer(regs)	((regs)->regs[30])



static inline void procedure_link_pointer_set(struct pt_regs *regs,

					   unsigned long val)

{

	procedure_link_pointer(regs) = val;

}



#undef profile_pc

extern unsigned long profile_pc(struct pt_regs *regs);

arch/arm64/include/asm/thread_info.h

+4 −1
Original line number Diff line number Diff line
@@ -112,6 +112,7 @@ static inline struct thread_info *current_thread_info(void) 
#define TIF_NEED_RESCHED	1

#define TIF_NOTIFY_RESUME	2	/* callback before returning to user */

#define TIF_FOREIGN_FPSTATE	3	/* CPU's FP state is not current's */

#define TIF_UPROBE		4	/* uprobe breakpoint or singlestep */

#define TIF_NOHZ		7

#define TIF_SYSCALL_TRACE	8

#define TIF_SYSCALL_AUDIT	9
@@ -132,10 +133,12 @@ static inline struct thread_info *current_thread_info(void) 
#define _TIF_SYSCALL_AUDIT	(1 << TIF_SYSCALL_AUDIT)

#define _TIF_SYSCALL_TRACEPOINT	(1 << TIF_SYSCALL_TRACEPOINT)

#define _TIF_SECCOMP		(1 << TIF_SECCOMP)

#define _TIF_UPROBE		(1 << TIF_UPROBE)

#define _TIF_32BIT		(1 << TIF_32BIT)



#define _TIF_WORK_MASK		(_TIF_NEED_RESCHED | _TIF_SIGPENDING | \

				 _TIF_NOTIFY_RESUME | _TIF_FOREIGN_FPSTATE)

				 _TIF_NOTIFY_RESUME | _TIF_FOREIGN_FPSTATE | \

				 _TIF_UPROBE)



#define _TIF_SYSCALL_WORK	(_TIF_SYSCALL_TRACE | _TIF_SYSCALL_AUDIT | \

				 _TIF_SYSCALL_TRACEPOINT | _TIF_SECCOMP | \