Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 97498bb5 authored by Greg Kroah-Hartman's avatar Greg Kroah-Hartman
Browse files

Revert "Staging: sm750fb: Fix C99 Comments"



This reverts commit 6ad6b5ed.

It added a file that should not be in the kernel source tree.

Cc: Amitoj Kaur Chawla <amitoj1606@gmail.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent c4151700
Loading
Loading
Loading
Loading
+8 −2
Original line number Diff line number Diff line
@@ -17,7 +17,7 @@ logical_chip_type_t getChipType(void)
	char physicalRev;
	logical_chip_type_t chip;

	physicalID = devId750; /* either 0x718 or 0x750 */
	physicalID = devId750;//either 0x718 or 0x750
	physicalRev = revId750;

	if (physicalID == 0x718)
@@ -257,7 +257,7 @@ int ddk750_initHw(initchip_param_t *pInitParam)

	unsigned int ulReg;
#if 0
	/* move the code to map regiter function. */
	//move the code to map regiter function.
	if (getChipType() == SM718) {
		/* turn on big endian bit*/
		ulReg = PEEK32(0x74);
@@ -488,6 +488,7 @@ unsigned int calcPllValue(unsigned int request_orig, pll_value_t *pll)
		}
	}

	//printk("Finally:  pll->n[%lu],m[%lu],od[%lu],pod[%lu]\n",pll->N,pll->M,pll->OD,pll->POD);
	return ret;
}

@@ -579,9 +580,14 @@ pll_value_t *pPLL /* Structure to hold the value to be set in PLL */
	}

    /* Restore input frequency from Khz to hz unit */
//    pPLL->inputFreq *= 1000;
	ulRequestClk *= 1000;
	pPLL->inputFreq = DEFAULT_INPUT_CLOCK; /* Default reference clock */

    /* Output debug information */
	//DDKDEBUGPRINT((DISPLAY_LEVEL, "calcPllValue: Requested Frequency = %d\n", ulRequestClk));
	//DDKDEBUGPRINT((DISPLAY_LEVEL, "calcPllValue: Input CLK = %dHz, M=%d, N=%d, OD=%d, POD=%d\n", pPLL->inputFreq, pPLL->M, pPLL->N, pPLL->OD, pPLL->POD));

    /* Return actual frequency that the PLL can set */
	ret = calcPLL(pPLL);
	return ret;

ret.ou

deleted100644 → 0
+0 −0

Empty file deleted.