Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 927c2fc2 authored by Joel Stanley's avatar Joel Stanley Committed by Olof Johansson
Browse files

ARM: dts: aspeed: Fix hwrng register address 



The register address should be the full address of the rng, not the
offset from the start of the SCU.

Fixes: 5daa8212 ("ARM: dts: aspeed: Describe random number device")
Reviewed-by: default avatarAndrew Jeffery <andrew@aj.id.au>
Signed-off-by: default avatarJoel Stanley <joel@jms.id.au>
Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parent 521ec1ca

arch/arm/boot/dts/aspeed-g4.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -145,9 +145,9 @@ 


			};



			rng: hwrng@78 {

			rng: hwrng@1e6e2078 {

				compatible = "timeriomem_rng";

				reg = <0x78 0x4>;

				reg = <0x1e6e2078 0x4>;

				period = <1>;

				quality = <100>;

			};

arch/arm/boot/dts/aspeed-g5.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -189,9 +189,9 @@ 
				};

			};



			rng: hwrng@78 {

			rng: hwrng@1e6e2078 {

				compatible = "timeriomem_rng";

				reg = <0x78 0x4>;

				reg = <0x1e6e2078 0x4>;

				period = <1>;

				quality = <100>;

			};