Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9145c6b6 authored by Phanindra Babu Pabba's avatar Phanindra Babu Pabba Committed by Gerrit - the friendly Code Review server
Browse files

Avoid fatal error if ICE registers are not defined



Disabling crypto configurations if ufs_ice/ cqhci_ice
registers not defined for the given storage controller
and avoid to consider it as fatal error.

Change-Id: I2eefe69a5021ba3dcd0ce90bb4382228e60e6f6d
Signed-off-by: default avatarPhanindra Babu Pabba <pabba@codeaurora.org>
parent d9ce9a59
Loading
Loading
Loading
Loading
+2 −1
Original line number Diff line number Diff line
@@ -290,7 +290,8 @@ int cqhci_crypto_qti_init_crypto(struct cqhci_host *host,
	if (!cqhci_ice_memres) {
		pr_debug("%s ICE not supported\n", __func__);
		host->icemmio = NULL;
		return PTR_ERR(cqhci_ice_memres);
		host->caps &= ~CQHCI_CAP_CRYPTO_SUPPORT;
		return err;
	}

	host->icemmio = devm_ioremap(&msm_host->pdev->dev,
+3 −1
Original line number Diff line number Diff line
@@ -271,7 +271,9 @@ int ufshcd_crypto_qti_init_crypto(struct ufs_hba *hba,
	mmio_base = devm_ioremap_resource(hba->dev, mem_res);
	if (IS_ERR(mmio_base)) {
		pr_err("%s: Unable to get ufs_crypto mmio base\n", __func__);
		return PTR_ERR(mmio_base);
		hba->caps &= ~UFSHCD_CAP_CRYPTO;
		hba->quirks |= UFSHCD_QUIRK_BROKEN_CRYPTO;
		return err;
	}

	err = ufshcd_hba_init_crypto_qti_spec(hba, &ufshcd_crypto_qti_ksm_ops);