Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Unverified Commit 90a3b7f8 authored by Sébastien Szymanski's avatar Sébastien Szymanski Committed by Mark Brown
Browse files

ASoC: cs4265: fix MMTLR Data switch control 



The MMTLR bit is in the CS4265_SPDIF_CTL2 register at address 0x12 bit 0
and not at address 0x0 bit 1. Fix this.

Signed-off-by: default avatarSébastien Szymanski <sebastien.szymanski@armadeus.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
Cc: stable@vger.kernel.org
parent 2a665dba

sound/soc/codecs/cs4265.c

+2 −2
Original line number Diff line number Diff line
@@ -157,8 +157,8 @@ static const struct snd_kcontrol_new cs4265_snd_controls[] = { 
	SOC_SINGLE("Validity Bit Control Switch", CS4265_SPDIF_CTL2,

				3, 1, 0),

	SOC_ENUM("SPDIF Mono/Stereo", spdif_mono_stereo_enum),

	SOC_SINGLE("MMTLR Data Switch", 0,

				1, 1, 0),

	SOC_SINGLE("MMTLR Data Switch", CS4265_SPDIF_CTL2,

				0, 1, 0),

	SOC_ENUM("Mono Channel Select", spdif_mono_select_enum),

	SND_SOC_BYTES("C Data Buffer", CS4265_C_DATA_BUFF, 24),

};