Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8e483ed1 authored by Linus Torvalds's avatar Linus Torvalds
Browse files
Pull char/misc driver updates from Greg KH:
 "Here is the big char/misc driver update for 4.4-rc1.  Lots of
  different driver and subsystem updates, hwtracing being the largest
  with the addition of some new platforms that are now supported.  Full
  details in the shortlog.

  All of these have been in linux-next for a long time with no reported
  issues"

* tag 'char-misc-4.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/gregkh/char-misc: (181 commits)
  fpga: socfpga: Fix check of return value of devm_request_irq
  lkdtm: fix ACCESS_USERSPACE test
  mcb: Destroy IDA on module unload
  mcb: Do not return zero on error path in mcb_pci_probe()
  mei: bus: set the device name before running fixup
  mei: bus: use correct lock ordering
  mei: Fix debugfs filename in error output
  char: ipmi: ipmi_ssif: Replace timeval with timespec64
  fpga: zynq-fpga: Fix issue with drvdata being overwritten.
  fpga manager: remove unnecessary null pointer checks
  fpga manager: ensure lifetime with of_fpga_mgr_get
  fpga: zynq-fpga: Change fw format to handle bin instead of bit.
  fpga: zynq-fpga: Fix unbalanced clock handling
  misc: sram: partition base address belongs to __iomem space
  coresight: etm3x: adding documentation for sysFS's cpu interface
  vme: 8-bit status/id takes 256 values, not 255
  fpga manager: Adding FPGA Manager support for Xilinx Zynq 7000
  ARM: zynq: dt: Updated devicetree for Zynq 7000 platform.
  ARM: dt: fpga: Added binding docs for Xilinx Zynq FPGA manager.
  ver_linux: proc/modules, limit text processing to 'sed'
  ...
parents e880e874 e2d86807
Loading
Loading
Loading
Loading
+48 −0
Original line number Diff line number Diff line
What:		/config/stp-policy
Date:		June 2015
KernelVersion:	4.3
Description:
		This group contains policies mandating Master/Channel allocation
		for software sources wishing to send trace data over an STM
		device.

What:		/config/stp-policy/<device>.<policy>
Date:		June 2015
KernelVersion:	4.3
Description:
		This group is the root of a policy; its name is a concatenation
		of an stm device name to which this policy applies and an
		arbitrary string. If <device> part doesn't match an existing
		stm device, mkdir will fail with ENODEV; if that device already
		has a policy assigned to it, mkdir will fail with EBUSY.

What:		/config/stp-policy/<device>.<policy>/device
Date:		June 2015
KernelVersion:	4.3
Description:
		STM device to which this policy applies, read only. Same as the
		<device> component of its parent directory.

What:		/config/stp-policy/<device>.<policy>/<node>
Date:		June 2015
KernelVersion:	4.3
Description:
		Policy node is a string identifier that software clients will
		use to request a master/channel to be allocated and assigned to
		them.

What:		/config/stp-policy/<device>.<policy>/<node>/masters
Date:		June 2015
KernelVersion:	4.3
Description:
		Range of masters from which to allocate for users of this node.
		Write two numbers: the first master and the last master number.

What:		/config/stp-policy/<device>.<policy>/<node>/channels
Date:		June 2015
KernelVersion:	4.3
Description:
		Range of channels from which to allocate for users of this node.
		Write two numbers: the first channel and the last channel
		number.
+76 −7
Original line number Diff line number Diff line
@@ -8,13 +8,6 @@ Description: (RW) Enable/disable tracing on this specific trace entiry.
		of coresight components linking the source to the sink is
		configured and managed automatically by the coresight framework.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/status
Date:		November 2014
KernelVersion:	3.19
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(R) List various control and status registers.  The specific
		layout and content is driver specific.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/addr_idx
Date:		November 2014
KernelVersion:	3.19
@@ -251,3 +244,79 @@ Date: November 2014
KernelVersion:	3.19
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RW) Define the event that controls the trigger.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/cpu
Date:		October 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description:	(RO) Holds the cpu number this tracer is affined to.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmccr
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM Configuration Code register
		(0x004).  The value is read directly from the HW.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmccer
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM Configuration Code Extension
		register (0x1e8).  The value is read directly from the HW.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmscr
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM System Configuration
		register (0x014).  The value is read directly from the HW.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmidr
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM ID register (0x1e4).  The
		value is read directly from the HW.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmcr
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM Main Control register (0x000).
		The value is read directly from the HW.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmtraceidr
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM Trace ID register (0x200).
		The value is read directly from the HW.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmteevr
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM Trace Enable Event register
		(0x020). The value is read directly from the HW.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmtsscr
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM Trace Start/Stop Conrol
		register (0x018). The value is read directly from the HW.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmtecr1
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM Enable Conrol #1
		register (0x024). The value is read directly from the HW.

What:		/sys/bus/coresight/devices/<memory_map>.[etm|ptm]/mgmt/etmtecr2
Date:		September 2015
KernelVersion:	4.4
Contact:	Mathieu Poirier <mathieu.poirier@linaro.org>
Description: 	(RO) Print the content of the ETM Enable Conrol #2
		register (0x01c). The value is read directly from the HW.
+49 −0
Original line number Diff line number Diff line
What:		/sys/bus/intel_th/devices/<intel_th_id>-gth/masters/*
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) Configure output ports for STP masters. Writing -1
		disables a master; any

What:		/sys/bus/intel_th/devices/<intel_th_id>-gth/outputs/[0-7]_port
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RO) Output port type:
		  0: not present,
		  1: MSU (Memory Storage Unit)
		  2: CTP (Common Trace Port)
		  4: PTI (MIPI PTI).

What:		/sys/bus/intel_th/devices/<intel_th_id>-gth/outputs/[0-7]_drop
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) Data retention policy setting: keep (0) or drop (1)
		incoming data while output port is in reset.

What:		/sys/bus/intel_th/devices/<intel_th_id>-gth/outputs/[0-7]_null
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) STP NULL packet generation: enabled (1) or disabled (0).

What:		/sys/bus/intel_th/devices/<intel_th_id>-gth/outputs/[0-7]_flush
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) Force flush data from byte packing buffer for the output
		port.

What:		/sys/bus/intel_th/devices/<intel_th_id>-gth/outputs/[0-7]_reset
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RO) Output port is in reset (1).

What:		/sys/bus/intel_th/devices/<intel_th_id>-gth/outputs/[0-7]_smcfreq
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) STP sync packet frequency for the port. Specifies the
		number of clocks between mainenance packets.
+33 −0
Original line number Diff line number Diff line
What:		/sys/bus/intel_th/devices/<intel_th_id>-msc<msc-id>/wrap
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) Configure MSC buffer wrapping. 1 == wrapping enabled.

What:		/sys/bus/intel_th/devices/<intel_th_id>-msc<msc-id>/mode
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) Configure MSC operating mode:
		  - "single", for contiguous buffer mode (high-order alloc);
		  - "multi", for multiblock mode;
		  - "ExI", for DCI handler mode;
		  - "debug", for debug mode.
		If operating mode changes, existing buffer is deallocated,
		provided there are no active users and tracing is not enabled,
		otherwise the write will fail.

What:		/sys/bus/intel_th/devices/<intel_th_id>-msc<msc-id>/nr_pages
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) Configure MSC buffer size for "single" or "multi" modes.
		In single mode, this is a single number of pages, has to be
		power of 2. In multiblock mode, this is a comma-separated list
		of numbers of pages for each window to be allocated. Number of
		windows is not limited.
		Writing to this file deallocates existing buffer (provided
		there are no active users and tracing is not enabled) and then
		allocates a new one.

+24 −0
Original line number Diff line number Diff line
What:		/sys/bus/intel_th/devices/<intel_th_id>-pti/mode
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) Configure PTI output width. Currently supported values
		are 4, 8, 12, 16.

What:		/sys/bus/intel_th/devices/<intel_th_id>-pti/freerunning_clock
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) 0: PTI trace clock acts as a strobe which only toggles
		when there is trace data to send. 1: PTI trace clock is a
		free-running clock.

What:		/sys/bus/intel_th/devices/<intel_th_id>-pti/clock_divider
Date:		June 2015
KernelVersion:	4.3
Contact:	Alexander Shishkin <alexander.shishkin@linux.intel.com>
Description:	(RW) Configure PTI port clock divider:
		 - 0: Intel TH clock rate,
		 - 1: 1/2 Intel TH clock rate,
		 - 2: 1/4 Intel TH clock rate,
		 - 3: 1/8 Intel TH clock rate.
Loading