Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 89aa58a3 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven
Browse files

clk: renesas: r8a7796: Correct name of watchdog clock 



There's only a single watchdog clock, and it's named "rwdt".

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 2122b56d

drivers/clk/renesas/r8a7796-cpg-mssr.c

+1 −1
Original line number Diff line number Diff line
@@ -135,7 +135,7 @@ static const struct mssr_mod_clk r8a7796_mod_clks[] __initconst = { 
	DEF_MOD("sdif2",		 312,	R8A7796_CLK_SD2),

	DEF_MOD("sdif1",		 313,	R8A7796_CLK_SD1),

	DEF_MOD("sdif0",		 314,	R8A7796_CLK_SD0),

	DEF_MOD("rwdt0",		 402,	R8A7796_CLK_R),

	DEF_MOD("rwdt",			 402,	R8A7796_CLK_R),

	DEF_MOD("intc-ap",		 408,	R8A7796_CLK_S3D1),

	DEF_MOD("drif7",		 508,	R8A7796_CLK_S3D2),

	DEF_MOD("drif6",		 509,	R8A7796_CLK_S3D2),