Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 85aaa574 authored by Shawn Lin's avatar Shawn Lin Committed by Heiko Stuebner
Browse files

arm64: dts: rockchip: add the PCIe controller support for RK3399



This patch introduces PCIe support found on RK3399 platform,
and specify phys phandle for it.

Signed-off-by: default avatarShawn Lin <shawn.lin@rock-chips.com>
Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 29a0be1c
Loading
Loading
Loading
Loading
+52 −0
Original line number Original line Diff line number Diff line
@@ -242,6 +242,45 @@
		status = "disabled";
		status = "disabled";
	};
	};


	pcie0: pcie@f8000000 {
		compatible = "rockchip,rk3399-pcie";
		reg = <0x0 0xf8000000 0x0 0x2000000>,
		      <0x0 0xfd000000 0x0 0x1000000>;
		reg-names = "axi-base", "apb-base";
		#address-cells = <3>;
		#size-cells = <2>;
		#interrupt-cells = <1>;
		bus-range = <0x0 0x1>;
		clocks = <&cru ACLK_PCIE>, <&cru ACLK_PERF_PCIE>,
			 <&cru PCLK_PCIE>, <&cru SCLK_PCIE_PM>;
		clock-names = "aclk", "aclk-perf",
			      "hclk", "pm";
		interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "sys", "legacy", "client";
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 1 &pcie0_intc 0>,
				<0 0 0 2 &pcie0_intc 1>,
				<0 0 0 3 &pcie0_intc 2>,
				<0 0 0 4 &pcie0_intc 3>;
		msi-map = <0x0 &its 0x0 0x1000>;
		phys = <&pcie_phy>;
		phy-names = "pcie-phy";
		ranges = <0x83000000 0x0 0xfa000000 0x0 0xfa000000 0x0 0x600000
			  0x81000000 0x0 0xfa600000 0x0 0xfa600000 0x0 0x100000>;
		resets = <&cru SRST_PCIE_CORE>, <&cru SRST_PCIE_MGMT>,
			 <&cru SRST_PCIE_MGMT_STICKY>, <&cru SRST_PCIE_PIPE>;
		reset-names = "core", "mgmt", "mgmt-sticky", "pipe";
		status = "disabled";

		pcie0_intc: interrupt-controller {
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <1>;
		};
	};

	usb_host0_ehci: usb@fe380000 {
	usb_host0_ehci: usb@fe380000 {
		compatible = "generic-ehci";
		compatible = "generic-ehci";
		reg = <0x0 0xfe380000 0x0 0x20000>;
		reg = <0x0 0xfe380000 0x0 0x20000>;
@@ -1580,5 +1619,18 @@
					<1 14 RK_FUNC_1 &pcfg_pull_none>;
					<1 14 RK_FUNC_1 &pcfg_pull_none>;
			};
			};
		};
		};

		pcie {
			pcie_clkreqn: pci-clkreqn {
				rockchip,pins =
					<2 26 RK_FUNC_2 &pcfg_pull_none>;
			};

			pcie_clkreqnb: pci-clkreqnb {
				rockchip,pins =
					<4 24 RK_FUNC_1 &pcfg_pull_none>;
			};
		};

	};
	};
};
};