Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 80b7a2e2 authored by Bartlomiej Zolnierkiewicz's avatar Bartlomiej Zolnierkiewicz Committed by Krzysztof Kozlowski
Browse files

ARM: dts: exynos: Add CPU OPPs for Exynos4412 Prime 



Add CPU operating points for Exynos4412 Prime (it supports
additional 1704MHz & 1600MHz OPPs and 1500MHz OPP is just
a regular non-turbo OPP on this SoC).  Also update relevant
cooling maps to account for new OPPs.

ODROID-X2/U2/U3 boards use Exynos4412 Prime SoC version so
update their board files accordingly.

Based on Hardkernel's kernel for ODROID-X2/U2/U3 boards.

Cc: Doug Anderson <dianders@chromium.org>
Cc: Andreas Faerber <afaerber@suse.de>
Cc: Thomas Abraham <thomas.ab@samsung.com>
Cc: Tobias Jakobi <tjakobi@math.uni-bielefeld.de>
Cc: Ben Gamari <ben@smart-cactus.org>
Signed-off-by: default avatarBartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
parent 5fab38e9

arch/arm/boot/dts/exynos4412-odroid-common.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -87,11 +87,11 @@ 
	thermal-zones {

		cpu_thermal: cpu-thermal {

			cooling-maps {

				map0 {

				cooling_map0: map0 {

				     /* Corresponds to 800MHz at freq_table */

				     cooling-device = <&cpu0 7 7>;

				};

				map1 {

				cooling_map1: map1 {

				     /* Corresponds to 200MHz at freq_table */

				     cooling-device = <&cpu0 13 13>;

			       };

arch/arm/boot/dts/exynos4412-odroidu3.dts

+3 −2
Original line number Diff line number Diff line
@@ -13,6 +13,7 @@ 


/dts-v1/;

#include "exynos4412-odroid-common.dtsi"

#include "exynos4412-prime.dtsi"



/ {

	model = "Hardkernel ODROID-U3 board based on Exynos4412";
@@ -47,11 +48,11 @@ 
			cooling-maps {

				map0 {

				     trip = <&cpu_alert1>;

				     cooling-device = <&cpu0 7 7>;

				     cooling-device = <&cpu0 9 9>;

				};

				map1 {

				     trip = <&cpu_alert2>;

				     cooling-device = <&cpu0 13 13>;

				     cooling-device = <&cpu0 15 15>;

				};

				map2 {

				     trip = <&cpu_alert0>;

arch/arm/boot/dts/exynos4412-odroidx2.dts

+1 −0
Original line number Diff line number Diff line
@@ -12,6 +12,7 @@ 
*/



#include "exynos4412-odroidx.dts"

#include "exynos4412-prime.dtsi"



/ {

	model = "Hardkernel ODROID-X2 board based on Exynos4412";

arch/arm/boot/dts/exynos4412-prime.dtsi

0 → 100644
+41 −0
Original line number Diff line number Diff line 
/*

 * Samsung's Exynos4412 Prime SoC device tree source

 *

 * Copyright (c) 2016 Samsung Electronics Co., Ltd.

 *		http://www.samsung.com

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 as

 * published by the Free Software Foundation.

 */



/*

 * Exynos4412 Prime SoC revision supports higher CPU frequencies than

 * non-Prime version.  Therefore we need to update OPPs table and

 * thermal maps accordingly.

 */



&cpu0_opp_1500 {

	/delete-property/turbo-mode;

};



&cpu0_opp_table {

	opp@1600000000 {

		opp-hz = /bits/ 64 <1600000000>;

		opp-microvolt = <1350000>;

		clock-latency-ns = <200000>;

	};

	opp@1704000000 {

		opp-hz = /bits/ 64 <1704000000>;

		opp-microvolt = <1350000>;

		clock-latency-ns = <200000>;

	};

};



&cooling_map0 {

	cooling-device = <&cpu0 9 9>;

};



&cooling_map1 {

	cooling-device = <&cpu0 15 15>;

};

arch/arm/boot/dts/exynos4412.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -130,7 +130,7 @@ 
			opp-microvolt = <1287500>;

			clock-latency-ns = <200000>;

		};

		opp@1500000000 {

		cpu0_opp_1500: opp@1500000000 {

			opp-hz = /bits/ 64 <1500000000>;

			opp-microvolt = <1350000>;

			clock-latency-ns = <200000>;