Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 801f12d9 authored by Abhinav Kumar's avatar Abhinav Kumar Committed by Greg Kroah-Hartman
Browse files

drm/msm/dsi: configure VCO rate for 10nm PLL driver 



[ Upstream commit 8531f0587f5c9e1a74cd9543a97617349f5e0706 ]

Currenty the VCO rate in the 10nm PLL driver relies
on the parent rate which is not configured.

Configure the VCO rate to 19.2 Mhz as required by
the 10nm PLL driver.

Signed-off-by: default avatarAbhinav Kumar <abhinavk@codeaurora.org>
Signed-off-by: default avatarSean Paul <seanpaul@chromium.org>
Signed-off-by: default avatarRob Clark <robdclark@gmail.com>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent d60ec2e7

drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c

+3 −1
Original line number Diff line number Diff line
@@ -39,6 +39,8 @@ 
#define DSI_PIXEL_PLL_CLK		1

#define NUM_PROVIDED_CLKS		2



#define VCO_REF_CLK_RATE		19200000



struct dsi_pll_regs {

	u32 pll_prop_gain_rate;

	u32 pll_lockdet_rate;
@@ -316,7 +318,7 @@ static int dsi_pll_10nm_vco_set_rate(struct clk_hw *hw, unsigned long rate, 
	    parent_rate);



	pll_10nm->vco_current_rate = rate;

	pll_10nm->vco_ref_clk_rate = parent_rate;

	pll_10nm->vco_ref_clk_rate = VCO_REF_CLK_RATE;



	dsi_pll_setup_config(pll_10nm);