Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7f49a221 authored by Ganesh Goudar's avatar Ganesh Goudar Committed by Greg Kroah-Hartman
Browse files

cxgb4: Fix endianness issue in t4_fwcache() 



[ Upstream commit 0dc235afc59a226d951352b0adf4a89b532a9d13 ]

Do not put host-endian 0 or 1 into big endian feild.

Reported-by: default avatarAl Viro <viro@zeniv.linux.org.uk>
Signed-off-by: default avatarGanesh Goudar <ganeshgr@chelsio.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent b0cb2d81

drivers/net/ethernet/chelsio/cxgb4/t4_hw.c

+1 −1
Original line number Diff line number Diff line
@@ -3889,7 +3889,7 @@ int t4_fwcache(struct adapter *adap, enum fw_params_param_dev_fwcache op) 
	c.param[0].mnem =

		cpu_to_be32(FW_PARAMS_MNEM_V(FW_PARAMS_MNEM_DEV) |

			    FW_PARAMS_PARAM_X_V(FW_PARAMS_PARAM_DEV_FWCACHE));

	c.param[0].val = (__force __be32)op;

	c.param[0].val = cpu_to_be32(op);



	return t4_wr_mbox(adap, adap->mbox, &c, sizeof(c), NULL);

}