Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7f2236d0 authored by Dave Hansen's avatar Dave Hansen Committed by Ingo Molnar
Browse files

perf/x86/rapl: Use Intel family macros for RAPL 



Use the new INTEL_FAM6_* macros for rapl.c.

Note that this is missing at least one Westmere model and Skylake
Server which will we fixed later in this series.

The resulting binary structure 'rapl_cpu_match' is the same
before and after this patch.

Signed-off-by: default avatarDave Hansen <dave.hansen@linux.intel.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Andy Lutomirski <luto@amacapital.net>
Cc: Arnaldo Carvalho de Melo <acme@redhat.com>
Cc: Borislav Petkov <bp@alien8.de>
Cc: Brian Gerst <brgerst@gmail.com>
Cc: Dave Hansen <dave@sr71.net>
Cc: Denys Vlasenko <dvlasenk@redhat.com>
Cc: H. Peter Anvin <hpa@zytor.com>
Cc: Jiri Olsa <jolsa@redhat.com>
Cc: Linus Torvalds <torvalds@linux-foundation.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>
Cc: Stephane Eranian <eranian@google.com>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: Vince Weaver <vincent.weaver@maine.edu>
Cc: jacob.jun.pan@intel.com
Link: http://lkml.kernel.org/r/20160603001930.6AC50BE3@viggo.jf.intel.com


Signed-off-by: default avatarIngo Molnar <mingo@kernel.org>
parent ef5f9f47

arch/x86/events/intel/rapl.c

+16 −15
Original line number Diff line number Diff line
@@ -55,6 +55,7 @@ 
#include <linux/slab.h>

#include <linux/perf_event.h>

#include <asm/cpu_device_id.h>

#include <asm/intel-family.h>

#include "../perf_event.h"



MODULE_LICENSE("GPL");
@@ -786,26 +787,26 @@ static const struct intel_rapl_init_fun skl_rapl_init __initconst = { 
};



static const struct x86_cpu_id rapl_cpu_match[] __initconst = {

	X86_RAPL_MODEL_MATCH(42, snb_rapl_init),	/* Sandy Bridge */

	X86_RAPL_MODEL_MATCH(45, snbep_rapl_init),	/* Sandy Bridge-EP */

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SANDYBRIDGE,   snb_rapl_init),

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SANDYBRIDGE_X, snbep_rapl_init),



	X86_RAPL_MODEL_MATCH(58, snb_rapl_init),	/* Ivy Bridge */

	X86_RAPL_MODEL_MATCH(62, snbep_rapl_init),	/* IvyTown */

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_IVYBRIDGE,   snb_rapl_init),

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_IVYBRIDGE_X, snbep_rapl_init),



	X86_RAPL_MODEL_MATCH(60, hsw_rapl_init),	/* Haswell */

	X86_RAPL_MODEL_MATCH(63, hsx_rapl_init),	/* Haswell-Server */

	X86_RAPL_MODEL_MATCH(69, hsw_rapl_init),	/* Haswell-Celeron */

	X86_RAPL_MODEL_MATCH(70, hsw_rapl_init),	/* Haswell GT3e */

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_CORE, hsw_rapl_init),

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_X,    hsw_rapl_init),

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_ULT,  hsw_rapl_init),

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_GT3E, hsw_rapl_init),



	X86_RAPL_MODEL_MATCH(61, hsw_rapl_init),	/* Broadwell */

	X86_RAPL_MODEL_MATCH(71, hsw_rapl_init),	/* Broadwell-H */

	X86_RAPL_MODEL_MATCH(79, hsx_rapl_init),	/* Broadwell-Server */

	X86_RAPL_MODEL_MATCH(86, hsx_rapl_init),	/* Broadwell Xeon D */

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_CORE,   hsw_rapl_init),

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_GT3E,   hsw_rapl_init),

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_X,	  hsw_rapl_init),

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_XEON_D, hsw_rapl_init),



	X86_RAPL_MODEL_MATCH(87, knl_rapl_init),	/* Knights Landing */

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_XEON_PHI_KNL, knl_rapl_init),



	X86_RAPL_MODEL_MATCH(78, skl_rapl_init),	/* Skylake */

	X86_RAPL_MODEL_MATCH(94, skl_rapl_init),	/* Skylake H/S */

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SKYLAKE_MOBILE,  skl_rapl_init),

	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SKYLAKE_DESKTOP, skl_rapl_init),

	{},

};