Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7eebda60 authored by David S. Miller's avatar David S. Miller
Browse files

sparc: Niagara1 perf event support. 



This chip is extremely limited, and many of the events supported
are approximations at best.

Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent d0b86480

arch/sparc/kernel/perf_event.c

+119 −0
Original line number Diff line number Diff line
@@ -201,6 +201,121 @@ static const struct sparc_pmu ultra3_pmu = { 
	.lower_nop	= 0x14,

};



/* Niagara1 is very limited.  The upper PIC is hard-locked to count

 * only instructions, so it is free running which creates all kinds of

 * problems.  Some hardware designs make one wonder if the creastor

 * even looked at how this stuff gets used by software.

 */

static const struct perf_event_map niagara1_perfmon_event_map[] = {

	[PERF_COUNT_HW_CPU_CYCLES] = { 0x00, PIC_UPPER },

	[PERF_COUNT_HW_INSTRUCTIONS] = { 0x00, PIC_UPPER },

	[PERF_COUNT_HW_CACHE_REFERENCES] = { 0, PIC_NONE },

	[PERF_COUNT_HW_CACHE_MISSES] = { 0x03, PIC_LOWER },

};



static const struct perf_event_map *niagara1_event_map(int event_id)

{

	return &niagara1_perfmon_event_map[event_id];

}



static const cache_map_t niagara1_cache_map = {

[C(L1D)] = {

	[C(OP_READ)] = {

		[C(RESULT_ACCESS)] = { CACHE_OP_UNSUPPORTED },

		[C(RESULT_MISS)] = { 0x03, PIC_LOWER, },

	},

	[C(OP_WRITE)] = {

		[C(RESULT_ACCESS)] = { CACHE_OP_UNSUPPORTED },

		[C(RESULT_MISS)] = { 0x03, PIC_LOWER, },

	},

	[C(OP_PREFETCH)] = {

		[C(RESULT_ACCESS)] = { CACHE_OP_UNSUPPORTED },

		[C(RESULT_MISS)] = { CACHE_OP_UNSUPPORTED },

	},

},

[C(L1I)] = {

	[C(OP_READ)] = {

		[C(RESULT_ACCESS)] = { 0x00, PIC_UPPER },

		[C(RESULT_MISS)] = { 0x02, PIC_LOWER, },

	},

	[ C(OP_WRITE) ] = {

		[ C(RESULT_ACCESS) ] = { CACHE_OP_NONSENSE },

		[ C(RESULT_MISS)   ] = { CACHE_OP_NONSENSE },

	},

	[ C(OP_PREFETCH) ] = {

		[ C(RESULT_ACCESS) ] = { CACHE_OP_UNSUPPORTED },

		[ C(RESULT_MISS)   ] = { CACHE_OP_UNSUPPORTED },

	},

},

[C(LL)] = {

	[C(OP_READ)] = {

		[C(RESULT_ACCESS)] = { CACHE_OP_UNSUPPORTED },

		[C(RESULT_MISS)] = { 0x07, PIC_LOWER, },

	},

	[C(OP_WRITE)] = {

		[C(RESULT_ACCESS)] = { CACHE_OP_UNSUPPORTED },

		[C(RESULT_MISS)] = { 0x07, PIC_LOWER, },

	},

	[C(OP_PREFETCH)] = {

		[C(RESULT_ACCESS)] = { CACHE_OP_UNSUPPORTED },

		[C(RESULT_MISS)] = { CACHE_OP_UNSUPPORTED },

	},

},

[C(DTLB)] = {

	[C(OP_READ)] = {

		[C(RESULT_ACCESS)] = { CACHE_OP_UNSUPPORTED },

		[C(RESULT_MISS)] = { 0x05, PIC_LOWER, },

	},

	[ C(OP_WRITE) ] = {

		[ C(RESULT_ACCESS) ] = { CACHE_OP_UNSUPPORTED },

		[ C(RESULT_MISS)   ] = { CACHE_OP_UNSUPPORTED },

	},

	[ C(OP_PREFETCH) ] = {

		[ C(RESULT_ACCESS) ] = { CACHE_OP_UNSUPPORTED },

		[ C(RESULT_MISS)   ] = { CACHE_OP_UNSUPPORTED },

	},

},

[C(ITLB)] = {

	[C(OP_READ)] = {

		[C(RESULT_ACCESS)] = { CACHE_OP_UNSUPPORTED },

		[C(RESULT_MISS)] = { 0x04, PIC_LOWER, },

	},

	[ C(OP_WRITE) ] = {

		[ C(RESULT_ACCESS) ] = { CACHE_OP_UNSUPPORTED },

		[ C(RESULT_MISS)   ] = { CACHE_OP_UNSUPPORTED },

	},

	[ C(OP_PREFETCH) ] = {

		[ C(RESULT_ACCESS) ] = { CACHE_OP_UNSUPPORTED },

		[ C(RESULT_MISS)   ] = { CACHE_OP_UNSUPPORTED },

	},

},

[C(BPU)] = {

	[C(OP_READ)] = {

		[C(RESULT_ACCESS)] = { CACHE_OP_UNSUPPORTED },

		[C(RESULT_MISS)] = { CACHE_OP_UNSUPPORTED },

	},

	[ C(OP_WRITE) ] = {

		[ C(RESULT_ACCESS) ] = { CACHE_OP_UNSUPPORTED },

		[ C(RESULT_MISS)   ] = { CACHE_OP_UNSUPPORTED },

	},

	[ C(OP_PREFETCH) ] = {

		[ C(RESULT_ACCESS) ] = { CACHE_OP_UNSUPPORTED },

		[ C(RESULT_MISS)   ] = { CACHE_OP_UNSUPPORTED },

	},

},

};



static const struct sparc_pmu niagara1_pmu = {

	.event_map	= niagara1_event_map,

	.cache_map	= &niagara1_cache_map,

	.max_events	= ARRAY_SIZE(niagara1_perfmon_event_map),

	.upper_shift	= 0,

	.lower_shift	= 4,

	.event_mask	= 0x7,

	.upper_nop	= 0x0,

	.lower_nop	= 0x0,

};



static const struct perf_event_map niagara2_perfmon_event_map[] = {

	[PERF_COUNT_HW_CPU_CYCLES] = { 0x02ff, PIC_UPPER | PIC_LOWER },

	[PERF_COUNT_HW_INSTRUCTIONS] = { 0x02ff, PIC_UPPER | PIC_LOWER },
@@ -753,6 +868,10 @@ static bool __init supported_pmu(void) 
		sparc_pmu = &ultra3_pmu;

		return true;

	}

	if (!strcmp(sparc_pmu_type, "niagara")) {

		sparc_pmu = &niagara1_pmu;

		return true;

	}

	if (!strcmp(sparc_pmu_type, "niagara2")) {

		sparc_pmu = &niagara2_pmu;

		return true;