Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 788d4433 authored by Damien Lespiau's avatar Damien Lespiau Committed by Daniel Vetter
Browse files

drm/i915: Reorder the AUX_CTL bits in descending order 



So it's easier to compare what we program with the documentation, not
having to jump at all.

Signed-off-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
Reviewed-by: default avatarJani Nikula <jani.nikula@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 5ed12a19

drivers/gpu/drm/i915/intel_dp.c

+4 −4
Original line number Diff line number Diff line
@@ -435,14 +435,14 @@ static uint32_t i9xx_get_aux_send_ctl(struct intel_dp *intel_dp, 
		timeout = DP_AUX_CH_CTL_TIME_OUT_400us;



	return DP_AUX_CH_CTL_SEND_BUSY |

	       DP_AUX_CH_CTL_DONE |

	       (has_aux_irq ? DP_AUX_CH_CTL_INTERRUPT : 0) |

	       DP_AUX_CH_CTL_TIME_OUT_ERROR |

	       timeout |

	       DP_AUX_CH_CTL_RECEIVE_ERROR |

	       (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) |

	       (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) |

	       (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT) |

	       DP_AUX_CH_CTL_DONE |

	       DP_AUX_CH_CTL_TIME_OUT_ERROR |

	       DP_AUX_CH_CTL_RECEIVE_ERROR;

	       (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT);

}



static int