Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7755daf5 authored by Thierry Reding's avatar Thierry Reding
Browse files

Merge branch 'for-4.14/drivers' into for-next

parents 5771a8c0 08a4d8ec

Documentation/devicetree/bindings/pwm/pwm-bcm2835.txt

+2 −2
Original line number Diff line number Diff line
@@ -6,7 +6,7 @@ Required properties: 
- clocks: This clock defines the base clock frequency of the PWM hardware

  system, the period and the duty_cycle of the PWM signal is a multiple of

  the base period.

- #pwm-cells: Should be 2. See pwm.txt in this directory for a description of

- #pwm-cells: Should be 3. See pwm.txt in this directory for a description of

  the cells format.



Examples:
@@ -15,7 +15,7 @@ pwm@2020c000 { 
	compatible = "brcm,bcm2835-pwm";

	reg = <0x2020c000 0x28>;

	clocks = <&clk_pwm>;

	#pwm-cells = <2>;

	#pwm-cells = <3>;

};



clocks {

Documentation/devicetree/bindings/pwm/pwm-mediatek.txt

+5 −1
Original line number Diff line number Diff line
@@ -2,6 +2,8 @@ MediaTek PWM controller 


Required properties:

 - compatible: should be "mediatek,<name>-pwm":

   - "mediatek,mt2712-pwm": found on mt2712 SoC.

   - "mediatek,mt7622-pwm": found on mt7622 SoC.

   - "mediatek,mt7623-pwm": found on mt7623 SoC.

 - reg: physical base address and length of the controller's registers.

 - #pwm-cells: must be 2. See pwm.txt in this directory for a description of
@@ -10,7 +12,9 @@ Required properties: 
 - clock-names: must contain the following:

   - "top": the top clock generator

   - "main": clock used by the PWM core

   - "pwm1-5": the five per PWM clocks

   - "pwm1-8": the eight per PWM clocks for mt2712

   - "pwm1-6": the six per PWM clocks for mt7622

   - "pwm1-5": the five per PWM clocks for mt7623

 - pinctrl-names: Must contain a "default" entry.

 - pinctrl-0: One property must exist for each entry in pinctrl-names.

   See pinctrl/pinctrl-bindings.txt for details of the property values.

Documentation/devicetree/bindings/pwm/pwm-rockchip.txt

+9 −2
Original line number Diff line number Diff line
@@ -3,10 +3,17 @@ Rockchip PWM controller 
Required properties:

 - compatible: should be "rockchip,<name>-pwm"

   "rockchip,rk2928-pwm": found on RK29XX,RK3066 and RK3188 SoCs

   "rockchip,rk3288-pwm": found on RK3288 SoC

   "rockchip,rk3288-pwm": found on RK3288 SOC

   "rockchip,rv1108-pwm", "rockchip,rk3288-pwm": found on RV1108 SoC

   "rockchip,vop-pwm": found integrated in VOP on RK3288 SoC

 - reg: physical base address and length of the controller's registers

 - clocks: phandle and clock specifier of the PWM reference clock

 - clocks: See ../clock/clock-bindings.txt

   - For older hardware (rk2928, rk3066, rk3188, rk3228, rk3288, rk3399):

     - There is one clock that's used both to derive the functional clock

       for the device and as the bus clock.

   - For newer hardware (rk3328 and future socs): specified by name

     - "pwm": This is used to derive the functional clock.

     - "pclk": This is the APB bus clock.

 - #pwm-cells: must be 2 (rk2928) or 3 (rk3288). See pwm.txt in this directory

   for a description of the cell format.

Documentation/devicetree/bindings/pwm/pwm-tiecap.txt

+1 −0
Original line number Diff line number Diff line
@@ -6,6 +6,7 @@ Required properties: 
  for am4372 - compatible = "ti,am4372-ecap", "ti,am3352-ecap", "ti,am33xx-ecap";

  for da850  - compatible = "ti,da850-ecap", "ti,am3352-ecap", "ti,am33xx-ecap";

  for dra746 - compatible = "ti,dra746-ecap", "ti,am3352-ecap";

  for 66ak2g - compatible = "ti,k2g-ecap", "ti,am3352-ecap";

- #pwm-cells: should be 3. See pwm.txt in this directory for a description of

  the cells format. The PWM channel index ranges from 0 to 4. The only third

  cell flag supported by this binding is PWM_POLARITY_INVERTED.

Documentation/devicetree/bindings/pwm/pwm-zx.txt

0 → 100644
+22 −0
Original line number Diff line number Diff line 
ZTE ZX PWM controller



Required properties:

 - compatible: Should be "zte,zx296718-pwm".

 - reg: Physical base address and length of the controller's registers.

 - clocks : The phandle and specifier referencing the controller's clocks.

 - clock-names: "pclk" for PCLK, "wclk" for WCLK to the PWM controller.  The

   PCLK is for register access, while WCLK is the reference clock for

   calculating period and duty cycles.

 - #pwm-cells: Should be 3. See pwm.txt in this directory for a description of

   the cells format.



Example:



	pwm: pwm@1439000 {

		compatible = "zte,zx296718-pwm";

		reg = <0x1439000 0x1000>;

		clocks = <&lsp1crm LSP1_PWM_PCLK>,

			 <&lsp1crm LSP1_PWM_WCLK>;

		clock-names = "pclk", "wclk";

		#pwm-cells = <3>;

	};