Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 74d6ea52 authored by Bard Liao's avatar Bard Liao Committed by Mark Brown
Browse files

ASoC: rt5677: add register patch for PLL 



The PLL output will be unstable in some cases. We can fix it by
setting some registers.

Signed-off-by: default avatarBard Liao <bardliao@realtek.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
Cc: stable@vger.kernel.org
parent c517d838

sound/soc/codecs/rt5677.c

+3 −0
Original line number Diff line number Diff line
@@ -62,6 +62,9 @@ static const struct reg_default init_list[] = { 
	{RT5677_PR_BASE + 0x1e,	0x0000},

	{RT5677_PR_BASE + 0x12,	0x0eaa},

	{RT5677_PR_BASE + 0x14,	0x018a},

	{RT5677_PR_BASE + 0x15,	0x0490},

	{RT5677_PR_BASE + 0x38,	0x0f71},

	{RT5677_PR_BASE + 0x39,	0x0f71},

};

#define RT5677_INIT_REG_LEN ARRAY_SIZE(init_list)