Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 729b7f8d authored by Jun Gao's avatar Jun Gao Committed by Matthias Brugger
Browse files

arm: dts: Add Mediatek MT2701 i2c device node 



Add MT2701 i2c device node.

Signed-off-by: default avatarJun Gao <jun.gao@mediatek.com>
Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent c56ee526

arch/arm/boot/dts/mt2701-evb.dts

+42 −0
Original line number Diff line number Diff line
@@ -28,7 +28,49 @@ 
	status = "okay";

};



&i2c0 {

	pinctrl-names = "default";

	pinctrl-0 = <&i2c0_pins_a>;

	status = "okay";

};



&i2c1 {

	pinctrl-names = "default";

	pinctrl-0 = <&i2c1_pins_a>;

	status = "okay";

};



&i2c2 {

	pinctrl-names = "default";

	pinctrl-0 = <&i2c2_pins_a>;

	status = "okay";

};



&pio {

	i2c0_pins_a: i2c0@0 {

		pins1 {

			pinmux = <MT2701_PIN_75_SDA0__FUNC_SDA0>,

				 <MT2701_PIN_76_SCL0__FUNC_SCL0>;

			bias-disable;

		};

	};



	i2c1_pins_a: i2c1@0 {

		pins1 {

			pinmux = <MT2701_PIN_57_SDA1__FUNC_SDA1>,

				 <MT2701_PIN_58_SCL1__FUNC_SCL1>;

			bias-disable;

		};

	};



	i2c2_pins_a: i2c2@0 {

		pins1 {

			pinmux = <MT2701_PIN_77_SDA2__FUNC_SDA2>,

				 <MT2701_PIN_78_SCL2__FUNC_SCL2>;

			bias-disable;

		};

	};



	spi_pins_a: spi0@0 {

		pins_spi {

			pinmux = <MT2701_PIN_53_SPI0_CSN__FUNC_SPI0_CS>,

arch/arm/boot/dts/mt2701.dtsi

+42 −0
Original line number Diff line number Diff line
@@ -297,6 +297,48 @@ 
		status = "disabled";

	};



	i2c0: i2c@11007000 {

		compatible = "mediatek,mt2701-i2c",

			     "mediatek,mt6577-i2c";

		reg = <0 0x11007000 0 0x70>,

		      <0 0x11000200 0 0x80>;

		interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_LOW>;

		clock-div = <16>;

		clocks = <&pericfg CLK_PERI_I2C0>, <&pericfg CLK_PERI_AP_DMA>;

		clock-names = "main", "dma";

		#address-cells = <1>;

		#size-cells = <0>;

		status = "disabled";

	};



	i2c1: i2c@11008000 {

		compatible = "mediatek,mt2701-i2c",

			     "mediatek,mt6577-i2c";

		reg = <0 0x11008000 0 0x70>,

		      <0 0x11000280 0 0x80>;

		interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_LOW>;

		clock-div = <16>;

		clocks = <&pericfg CLK_PERI_I2C1>, <&pericfg CLK_PERI_AP_DMA>;

		clock-names = "main", "dma";

		#address-cells = <1>;

		#size-cells = <0>;

		status = "disabled";

	};



	i2c2: i2c@11009000 {

		compatible = "mediatek,mt2701-i2c",

			     "mediatek,mt6577-i2c";

		reg = <0 0x11009000 0 0x70>,

		      <0 0x11000300 0 0x80>;

		interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_LOW>;

		clock-div = <16>;

		clocks = <&pericfg CLK_PERI_I2C2>, <&pericfg CLK_PERI_AP_DMA>;

		clock-names = "main", "dma";

		#address-cells = <1>;

		#size-cells = <0>;

		status = "disabled";

	};



	spi0: spi@1100a000 {

		compatible = "mediatek,mt2701-spi";

		#address-cells = <1>;