Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 705e98d7 authored by James Zhu's avatar James Zhu Committed by Alex Deucher
Browse files

drm/amdgpu/vg20:Enable UVD/VCE for Vega20 



Vega20 ucode load type is set to AMDGPU_FW_LOAD_DIRECT for default.
So UVD/VCE needn't PSP IP block up. UVD/VCE for Vega20 can be enabled
at this moment.

Signed-off-by: default avatarJames Zhu <James.Zhu@amd.com>
Reviewed-by: default avatarLeo Liu <leo.liu@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 04305acb

drivers/gpu/drm/amd/amdgpu/soc15.c

+2 −4
Original line number Diff line number Diff line
@@ -529,10 +529,8 @@ int soc15_set_ip_blocks(struct amdgpu_device *adev) 
#endif

		amdgpu_device_ip_block_add(adev, &gfx_v9_0_ip_block);

		amdgpu_device_ip_block_add(adev, &sdma_v4_0_ip_block);

		if (adev->asic_type != CHIP_VEGA20) {

		amdgpu_device_ip_block_add(adev, &uvd_v7_0_ip_block);

		amdgpu_device_ip_block_add(adev, &vce_v4_0_ip_block);

		}

		break;

	case CHIP_RAVEN:

		amdgpu_device_ip_block_add(adev, &vega10_common_ip_block);