Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 70034d38 authored by Varadarajan, Charulatha's avatar Varadarajan, Charulatha Committed by Tony Lindgren
Browse files

OMAP3: hwmod data: Add GPIO 



Add GPIO hwmod data for OMAP3

Also remove "omap34xx.h" header file as it is not required
anymore.

Signed-off-by: default avatarCharulatha V <charu@ti.com>
Signed-off-by: default avatarRajendra Nayak <rnayak@ti.com>
Acked-by: default avatarBenoit Cousson <b-cousson@ti.com>
Acked-by: default avatarKevin Hilman <khilman@deeprootsystems.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent aeac0e44

arch/arm/mach-omap2/omap_hwmod_3xxx_data.c

+360 −1
Original line number Diff line number Diff line
@@ -20,7 +20,7 @@ 
#include <plat/serial.h>

#include <plat/l4_3xxx.h>

#include <plat/i2c.h>

#include <plat/omap34xx.h>

#include <plat/gpio.h>



#include "omap_hwmod_common_data.h"
@@ -45,6 +45,12 @@ static struct omap_hwmod omap3xxx_wd_timer2_hwmod; 
static struct omap_hwmod omap3xxx_i2c1_hwmod;

static struct omap_hwmod omap3xxx_i2c2_hwmod;

static struct omap_hwmod omap3xxx_i2c3_hwmod;

static struct omap_hwmod omap3xxx_gpio1_hwmod;

static struct omap_hwmod omap3xxx_gpio2_hwmod;

static struct omap_hwmod omap3xxx_gpio3_hwmod;

static struct omap_hwmod omap3xxx_gpio4_hwmod;

static struct omap_hwmod omap3xxx_gpio5_hwmod;

static struct omap_hwmod omap3xxx_gpio6_hwmod;



/* L3 -> L4_CORE interface */

static struct omap_hwmod_ocp_if omap3xxx_l3_main__l4_core = {
@@ -739,6 +745,351 @@ static struct omap_hwmod omap3xxx_i2c3_hwmod = { 
	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP3430),

};



/* l4_wkup -> gpio1 */

static struct omap_hwmod_addr_space omap3xxx_gpio1_addrs[] = {

	{

		.pa_start	= 0x48310000,

		.pa_end		= 0x483101ff,

		.flags		= ADDR_TYPE_RT

	},

};



static struct omap_hwmod_ocp_if omap3xxx_l4_wkup__gpio1 = {

	.master		= &omap3xxx_l4_wkup_hwmod,

	.slave		= &omap3xxx_gpio1_hwmod,

	.addr		= omap3xxx_gpio1_addrs,

	.addr_cnt	= ARRAY_SIZE(omap3xxx_gpio1_addrs),

	.user		= OCP_USER_MPU | OCP_USER_SDMA,

};



/* l4_per -> gpio2 */

static struct omap_hwmod_addr_space omap3xxx_gpio2_addrs[] = {

	{

		.pa_start	= 0x49050000,

		.pa_end		= 0x490501ff,

		.flags		= ADDR_TYPE_RT

	},

};



static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio2 = {

	.master		= &omap3xxx_l4_per_hwmod,

	.slave		= &omap3xxx_gpio2_hwmod,

	.addr		= omap3xxx_gpio2_addrs,

	.addr_cnt	= ARRAY_SIZE(omap3xxx_gpio2_addrs),

	.user		= OCP_USER_MPU | OCP_USER_SDMA,

};



/* l4_per -> gpio3 */

static struct omap_hwmod_addr_space omap3xxx_gpio3_addrs[] = {

	{

		.pa_start	= 0x49052000,

		.pa_end		= 0x490521ff,

		.flags		= ADDR_TYPE_RT

	},

};



static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio3 = {

	.master		= &omap3xxx_l4_per_hwmod,

	.slave		= &omap3xxx_gpio3_hwmod,

	.addr		= omap3xxx_gpio3_addrs,

	.addr_cnt	= ARRAY_SIZE(omap3xxx_gpio3_addrs),

	.user		= OCP_USER_MPU | OCP_USER_SDMA,

};



/* l4_per -> gpio4 */

static struct omap_hwmod_addr_space omap3xxx_gpio4_addrs[] = {

	{

		.pa_start	= 0x49054000,

		.pa_end		= 0x490541ff,

		.flags		= ADDR_TYPE_RT

	},

};



static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio4 = {

	.master		= &omap3xxx_l4_per_hwmod,

	.slave		= &omap3xxx_gpio4_hwmod,

	.addr		= omap3xxx_gpio4_addrs,

	.addr_cnt	= ARRAY_SIZE(omap3xxx_gpio4_addrs),

	.user		= OCP_USER_MPU | OCP_USER_SDMA,

};



/* l4_per -> gpio5 */

static struct omap_hwmod_addr_space omap3xxx_gpio5_addrs[] = {

	{

		.pa_start	= 0x49056000,

		.pa_end		= 0x490561ff,

		.flags		= ADDR_TYPE_RT

	},

};



static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio5 = {

	.master		= &omap3xxx_l4_per_hwmod,

	.slave		= &omap3xxx_gpio5_hwmod,

	.addr		= omap3xxx_gpio5_addrs,

	.addr_cnt	= ARRAY_SIZE(omap3xxx_gpio5_addrs),

	.user		= OCP_USER_MPU | OCP_USER_SDMA,

};



/* l4_per -> gpio6 */

static struct omap_hwmod_addr_space omap3xxx_gpio6_addrs[] = {

	{

		.pa_start	= 0x49058000,

		.pa_end		= 0x490581ff,

		.flags		= ADDR_TYPE_RT

	},

};



static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio6 = {

	.master		= &omap3xxx_l4_per_hwmod,

	.slave		= &omap3xxx_gpio6_hwmod,

	.addr		= omap3xxx_gpio6_addrs,

	.addr_cnt	= ARRAY_SIZE(omap3xxx_gpio6_addrs),

	.user		= OCP_USER_MPU | OCP_USER_SDMA,

};



/*

 * 'gpio' class

 * general purpose io module

 */



static struct omap_hwmod_class_sysconfig omap3xxx_gpio_sysc = {

	.rev_offs	= 0x0000,

	.sysc_offs	= 0x0010,

	.syss_offs	= 0x0014,

	.sysc_flags	= (SYSC_HAS_ENAWAKEUP | SYSC_HAS_SIDLEMODE |

			   SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE),

	.idlemodes	= (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),

	.sysc_fields    = &omap_hwmod_sysc_type1,

};



static struct omap_hwmod_class omap3xxx_gpio_hwmod_class = {

	.name = "gpio",

	.sysc = &omap3xxx_gpio_sysc,

	.rev = 1,

};



/* gpio_dev_attr*/

static struct omap_gpio_dev_attr gpio_dev_attr = {

	.bank_width = 32,

	.dbck_flag = true,

};



/* gpio1 */

static struct omap_hwmod_irq_info omap3xxx_gpio1_irqs[] = {

	{ .irq = 29 }, /* INT_34XX_GPIO_BANK1 */

};



static struct omap_hwmod_opt_clk gpio1_opt_clks[] = {

	{ .role = "dbclk", .clk = "gpio1_dbck", },

};



static struct omap_hwmod_ocp_if *omap3xxx_gpio1_slaves[] = {

	&omap3xxx_l4_wkup__gpio1,

};



static struct omap_hwmod omap3xxx_gpio1_hwmod = {

	.name		= "gpio1",

	.mpu_irqs	= omap3xxx_gpio1_irqs,

	.mpu_irqs_cnt	= ARRAY_SIZE(omap3xxx_gpio1_irqs),

	.main_clk	= "gpio1_ick",

	.opt_clks	= gpio1_opt_clks,

	.opt_clks_cnt	= ARRAY_SIZE(gpio1_opt_clks),

	.prcm		= {

		.omap2 = {

			.prcm_reg_id = 1,

			.module_bit = OMAP3430_EN_GPIO1_SHIFT,

			.module_offs = WKUP_MOD,

			.idlest_reg_id = 1,

			.idlest_idle_bit = OMAP3430_ST_GPIO1_SHIFT,

		},

	},

	.slaves		= omap3xxx_gpio1_slaves,

	.slaves_cnt	= ARRAY_SIZE(omap3xxx_gpio1_slaves),

	.class		= &omap3xxx_gpio_hwmod_class,

	.dev_attr	= &gpio_dev_attr,

	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP3430),

};



/* gpio2 */

static struct omap_hwmod_irq_info omap3xxx_gpio2_irqs[] = {

	{ .irq = 30 }, /* INT_34XX_GPIO_BANK2 */

};



static struct omap_hwmod_opt_clk gpio2_opt_clks[] = {

	{ .role = "dbclk", .clk = "gpio2_dbck", },

};



static struct omap_hwmod_ocp_if *omap3xxx_gpio2_slaves[] = {

	&omap3xxx_l4_per__gpio2,

};



static struct omap_hwmod omap3xxx_gpio2_hwmod = {

	.name		= "gpio2",

	.mpu_irqs	= omap3xxx_gpio2_irqs,

	.mpu_irqs_cnt	= ARRAY_SIZE(omap3xxx_gpio2_irqs),

	.main_clk	= "gpio2_ick",

	.opt_clks	= gpio2_opt_clks,

	.opt_clks_cnt	= ARRAY_SIZE(gpio2_opt_clks),

	.prcm		= {

		.omap2 = {

			.prcm_reg_id = 1,

			.module_bit = OMAP3430_EN_GPIO2_SHIFT,

			.module_offs = OMAP3430_PER_MOD,

			.idlest_reg_id = 1,

			.idlest_idle_bit = OMAP3430_ST_GPIO2_SHIFT,

		},

	},

	.slaves		= omap3xxx_gpio2_slaves,

	.slaves_cnt	= ARRAY_SIZE(omap3xxx_gpio2_slaves),

	.class		= &omap3xxx_gpio_hwmod_class,

	.dev_attr	= &gpio_dev_attr,

	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP3430),

};



/* gpio3 */

static struct omap_hwmod_irq_info omap3xxx_gpio3_irqs[] = {

	{ .irq = 31 }, /* INT_34XX_GPIO_BANK3 */

};



static struct omap_hwmod_opt_clk gpio3_opt_clks[] = {

	{ .role = "dbclk", .clk = "gpio3_dbck", },

};



static struct omap_hwmod_ocp_if *omap3xxx_gpio3_slaves[] = {

	&omap3xxx_l4_per__gpio3,

};



static struct omap_hwmod omap3xxx_gpio3_hwmod = {

	.name		= "gpio3",

	.mpu_irqs	= omap3xxx_gpio3_irqs,

	.mpu_irqs_cnt	= ARRAY_SIZE(omap3xxx_gpio3_irqs),

	.main_clk	= "gpio3_ick",

	.opt_clks	= gpio3_opt_clks,

	.opt_clks_cnt	= ARRAY_SIZE(gpio3_opt_clks),

	.prcm		= {

		.omap2 = {

			.prcm_reg_id = 1,

			.module_bit = OMAP3430_EN_GPIO3_SHIFT,

			.module_offs = OMAP3430_PER_MOD,

			.idlest_reg_id = 1,

			.idlest_idle_bit = OMAP3430_ST_GPIO3_SHIFT,

		},

	},

	.slaves		= omap3xxx_gpio3_slaves,

	.slaves_cnt	= ARRAY_SIZE(omap3xxx_gpio3_slaves),

	.class		= &omap3xxx_gpio_hwmod_class,

	.dev_attr	= &gpio_dev_attr,

	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP3430),

};



/* gpio4 */

static struct omap_hwmod_irq_info omap3xxx_gpio4_irqs[] = {

	{ .irq = 32 }, /* INT_34XX_GPIO_BANK4 */

};



static struct omap_hwmod_opt_clk gpio4_opt_clks[] = {

	{ .role = "dbclk", .clk = "gpio4_dbck", },

};



static struct omap_hwmod_ocp_if *omap3xxx_gpio4_slaves[] = {

	&omap3xxx_l4_per__gpio4,

};



static struct omap_hwmod omap3xxx_gpio4_hwmod = {

	.name		= "gpio4",

	.mpu_irqs	= omap3xxx_gpio4_irqs,

	.mpu_irqs_cnt	= ARRAY_SIZE(omap3xxx_gpio4_irqs),

	.main_clk	= "gpio4_ick",

	.opt_clks	= gpio4_opt_clks,

	.opt_clks_cnt	= ARRAY_SIZE(gpio4_opt_clks),

	.prcm		= {

		.omap2 = {

			.prcm_reg_id = 1,

			.module_bit = OMAP3430_EN_GPIO4_SHIFT,

			.module_offs = OMAP3430_PER_MOD,

			.idlest_reg_id = 1,

			.idlest_idle_bit = OMAP3430_ST_GPIO4_SHIFT,

		},

	},

	.slaves		= omap3xxx_gpio4_slaves,

	.slaves_cnt	= ARRAY_SIZE(omap3xxx_gpio4_slaves),

	.class		= &omap3xxx_gpio_hwmod_class,

	.dev_attr	= &gpio_dev_attr,

	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP3430),

};



/* gpio5 */

static struct omap_hwmod_irq_info omap3xxx_gpio5_irqs[] = {

	{ .irq = 33 }, /* INT_34XX_GPIO_BANK5 */

};



static struct omap_hwmod_opt_clk gpio5_opt_clks[] = {

	{ .role = "dbclk", .clk = "gpio5_dbck", },

};



static struct omap_hwmod_ocp_if *omap3xxx_gpio5_slaves[] = {

	&omap3xxx_l4_per__gpio5,

};



static struct omap_hwmod omap3xxx_gpio5_hwmod = {

	.name		= "gpio5",

	.mpu_irqs	= omap3xxx_gpio5_irqs,

	.mpu_irqs_cnt	= ARRAY_SIZE(omap3xxx_gpio5_irqs),

	.main_clk	= "gpio5_ick",

	.opt_clks	= gpio5_opt_clks,

	.opt_clks_cnt	= ARRAY_SIZE(gpio5_opt_clks),

	.prcm		= {

		.omap2 = {

			.prcm_reg_id = 1,

			.module_bit = OMAP3430_EN_GPIO5_SHIFT,

			.module_offs = OMAP3430_PER_MOD,

			.idlest_reg_id = 1,

			.idlest_idle_bit = OMAP3430_ST_GPIO5_SHIFT,

		},

	},

	.slaves		= omap3xxx_gpio5_slaves,

	.slaves_cnt	= ARRAY_SIZE(omap3xxx_gpio5_slaves),

	.class		= &omap3xxx_gpio_hwmod_class,

	.dev_attr	= &gpio_dev_attr,

	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP3430),

};



/* gpio6 */

static struct omap_hwmod_irq_info omap3xxx_gpio6_irqs[] = {

	{ .irq = 34 }, /* INT_34XX_GPIO_BANK6 */

};



static struct omap_hwmod_opt_clk gpio6_opt_clks[] = {

	{ .role = "dbclk", .clk = "gpio6_dbck", },

};



static struct omap_hwmod_ocp_if *omap3xxx_gpio6_slaves[] = {

	&omap3xxx_l4_per__gpio6,

};



static struct omap_hwmod omap3xxx_gpio6_hwmod = {

	.name		= "gpio6",

	.mpu_irqs	= omap3xxx_gpio6_irqs,

	.mpu_irqs_cnt	= ARRAY_SIZE(omap3xxx_gpio6_irqs),

	.main_clk	= "gpio6_ick",

	.opt_clks	= gpio6_opt_clks,

	.opt_clks_cnt	= ARRAY_SIZE(gpio6_opt_clks),

	.prcm		= {

		.omap2 = {

			.prcm_reg_id = 1,

			.module_bit = OMAP3430_EN_GPIO6_SHIFT,

			.module_offs = OMAP3430_PER_MOD,

			.idlest_reg_id = 1,

			.idlest_idle_bit = OMAP3430_ST_GPIO6_SHIFT,

		},

	},

	.slaves		= omap3xxx_gpio6_slaves,

	.slaves_cnt	= ARRAY_SIZE(omap3xxx_gpio6_slaves),

	.class		= &omap3xxx_gpio_hwmod_class,

	.dev_attr	= &gpio_dev_attr,

	.omap_chip	= OMAP_CHIP_INIT(CHIP_IS_OMAP3430),

};



static __initdata struct omap_hwmod *omap3xxx_hwmods[] = {

	&omap3xxx_l3_main_hwmod,

	&omap3xxx_l4_core_hwmod,
@@ -754,6 +1105,14 @@ static __initdata struct omap_hwmod *omap3xxx_hwmods[] = { 
	&omap3xxx_i2c1_hwmod,

	&omap3xxx_i2c2_hwmod,

	&omap3xxx_i2c3_hwmod,



	/* gpio class */

	&omap3xxx_gpio1_hwmod,

	&omap3xxx_gpio2_hwmod,

	&omap3xxx_gpio3_hwmod,

	&omap3xxx_gpio4_hwmod,

	&omap3xxx_gpio5_hwmod,

	&omap3xxx_gpio6_hwmod,

	NULL,

};