Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6edab08c authored by Len Brown's avatar Len Brown
Browse files

intel_idle: initial IVB support 



From an OS point of view, IVB looks like SNB, but quicker.

Signed-off-by: default avatarLen Brown <len.brown@intel.com>
parent 76e10d15

drivers/idle/intel_idle.c

+37 −0
Original line number Diff line number Diff line
@@ -169,6 +169,38 @@ static struct cpuidle_state snb_cstates[MWAIT_MAX_NUM_CSTATES] = { 
		.enter = &intel_idle },

};



static struct cpuidle_state ivb_cstates[MWAIT_MAX_NUM_CSTATES] = {

	{ /* MWAIT C0 */ },

	{ /* MWAIT C1 */

		.name = "C1-IVB",

		.desc = "MWAIT 0x00",

		.flags = CPUIDLE_FLAG_TIME_VALID,

		.exit_latency = 1,

		.target_residency = 1,

		.enter = &intel_idle },

	{ /* MWAIT C2 */

		.name = "C3-IVB",

		.desc = "MWAIT 0x10",

		.flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED,

		.exit_latency = 59,

		.target_residency = 156,

		.enter = &intel_idle },

	{ /* MWAIT C3 */

		.name = "C6-IVB",

		.desc = "MWAIT 0x20",

		.flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED,

		.exit_latency = 80,

		.target_residency = 300,

		.enter = &intel_idle },

	{ /* MWAIT C4 */

		.name = "C7-IVB",

		.desc = "MWAIT 0x30",

		.flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED,

		.exit_latency = 87,

		.target_residency = 300,

		.enter = &intel_idle },

};



static struct cpuidle_state atom_cstates[MWAIT_MAX_NUM_CSTATES] = {

	{ /* MWAIT C0 */ },

	{ /* MWAIT C1 */
@@ -347,6 +379,10 @@ static const struct idle_cpu idle_cpu_snb = { 
	.state_table = snb_cstates,

};



static const struct idle_cpu idle_cpu_ivb = {

	.state_table = ivb_cstates,

};



#define ICPU(model, cpu) \

	{ X86_VENDOR_INTEL, 6, model, X86_FEATURE_MWAIT, (unsigned long)&cpu }
@@ -362,6 +398,7 @@ static const struct x86_cpu_id intel_idle_ids[] = { 
	ICPU(0x2f, idle_cpu_nehalem),

	ICPU(0x2a, idle_cpu_snb),

	ICPU(0x2d, idle_cpu_snb),

	ICPU(0x3a, idle_cpu_ivb),

	{}

};

MODULE_DEVICE_TABLE(x86cpu, intel_idle_ids);