Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6af2f61a authored by Stefan Agner's avatar Stefan Agner Committed by Shawn Guo
Browse files

ARM: dts: vf610twr: assign Ethernet clock explicitly 



Assign Ethernet clock parents explicitly. The VF610 Tower Board
uses the external Ethernet clock input which is connected to
a 50MHz clock.

The Vybrid SoC has two ethernet interfaces (fec0 and fec1) which
use the same clock source (VF610_CLK_ENET). Therefore this parent
configuration affects multiple consumer devices and need to be
specified in the clock provider node.

Signed-off-by: default avatarStefan Agner <stefan@agner.ch>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent ddcc6cad

arch/arm/boot/dts/vf610-twr.dts

+4 −0
Original line number Diff line number Diff line
@@ -128,6 +128,10 @@ 
&clks {

	clocks = <&sxosc>, <&fxosc>, <&enet_ext>, <&audio_ext>;

	clock-names = "sxosc", "fxosc", "enet_ext", "audio_ext";

	assigned-clocks = <&clks VF610_CLK_ENET_SEL>,

			  <&clks VF610_CLK_ENET_TS_SEL>;

	assigned-clock-parents = <&clks VF610_CLK_ENET_EXT>,

				 <&clks VF610_CLK_ENET_EXT>;

};



&dspi0 {