Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 657a0c78 authored by Krzysztof Kozlowski's avatar Krzysztof Kozlowski
Browse files

Merge tag 'clk-v4.8-exynos5410-dt' of git://linuxtv.org/snawrocki/samsung into...

Merge tag 'clk-v4.8-exynos5410-dt' of git://linuxtv.org/snawrocki/samsung into for-v4.8/dts-exynos5410-odroid-xu

Adition of missing clock index definitions for exynos5410 SoC
PWM, USB, I2C, and RTC device related clocks.

This brings the necessary clock IDs used by consecutive DTS changes.
parents 1a695a90 ed1e1505
Loading
Loading
Loading
Loading
+51 −22
Original line number Diff line number Diff line
/*
 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
 * Copyright (c) 2016 Krzysztof Kozlowski
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for Exynos5421 clock controller.
*/

#ifndef _DT_BINDINGS_CLOCK_EXYNOS_5410_H
#define _DT_BINDINGS_CLOCK_EXYNOS_5410_H

@@ -17,16 +28,34 @@
#define CLK_SCLK_MMC0		132
#define CLK_SCLK_MMC1		133
#define CLK_SCLK_MMC2		134
#define CLK_SCLK_USBD300	150
#define CLK_SCLK_USBD301	151
#define CLK_SCLK_USBPHY300	152
#define CLK_SCLK_USBPHY301	153
#define CLK_SCLK_PWM		155

/* gate clocks */
#define CLK_UART0		257
#define CLK_UART1		258
#define CLK_UART2		259
#define CLK_I2C0		261
#define CLK_I2C1		262
#define CLK_I2C2		263
#define CLK_I2C3		264
#define CLK_USI0		265
#define CLK_USI1		266
#define CLK_USI2		267
#define CLK_USI3		268
#define CLK_UART3		260
#define CLK_PWM			279
#define CLK_MCT			315
#define CLK_RTC			317
#define CLK_MMC0		351
#define CLK_MMC1		352
#define CLK_MMC2		353
#define CLK_USBH20		365
#define CLK_USBD300		366
#define CLK_USBD301		367

#define CLK_NR_CLKS		512