Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 65668718 authored by Peter Chen's avatar Peter Chen
Browse files

usb: chipidea: add ahb burst configuration interface 



The users can change it through dts or platform data if they
want to change the default value.

Signed-off-by: default avatarPeter Chen <peter.chen@freescale.com>
parent c6fba7b7

drivers/usb/chipidea/bits.h

+3 −0
Original line number Diff line number Diff line
@@ -25,6 +25,9 @@ 
#define VERSION		      (0xF << 25)

#define CIVERSION	      (0x7 << 29)



/* SBUSCFG */

#define AHBBRST_MASK		0x7



/* HCCPARAMS */

#define HCCPARAMS_LEN         BIT(17)

drivers/usb/chipidea/core.c

+14 −0
Original line number Diff line number Diff line
@@ -438,6 +438,9 @@ void ci_platform_configure(struct ci_hdrc *ci) 


	hw_write(ci, OP_USBCMD, 0xff0000, ci->platdata->itc_setting << 16);



	if (ci->platdata->flags & CI_HDRC_OVERRIDE_AHB_BURST)

		hw_write_id_reg(ci, ID_SBUSCFG, AHBBRST_MASK,

			ci->platdata->ahb_burst_config);

}



/**
@@ -633,6 +636,17 @@ static int ci_get_platdata(struct device *dev, 
		}

	}



	if (of_find_property(dev->of_node, "ahb-burst-config", NULL)) {

		ret = of_property_read_u32(dev->of_node, "ahb-burst-config",

			&platdata->ahb_burst_config);

		if (ret) {

			dev_err(dev,

				"failed to get ahb-burst-config\n");

			return ret;

		}

		platdata->flags |= CI_HDRC_OVERRIDE_AHB_BURST;

	}



	return 0;

}

include/linux/usb/chipidea.h

+2 −0
Original line number Diff line number Diff line
@@ -33,6 +33,7 @@ struct ci_hdrc_platform_data { 
#define CI_HDRC_FORCE_FULLSPEED		BIT(6)

#define CI_HDRC_TURN_VBUS_EARLY_ON	BIT(7)

#define CI_HDRC_SET_NON_ZERO_TTHA	BIT(8)

#define CI_HDRC_OVERRIDE_AHB_BURST	BIT(9)

	enum usb_dr_mode	dr_mode;

#define CI_HDRC_CONTROLLER_RESET_EVENT		0

#define CI_HDRC_CONTROLLER_STOPPED_EVENT	1
@@ -41,6 +42,7 @@ struct ci_hdrc_platform_data { 
	bool			tpl_support;

	/* interrupt threshold setting */

	u32			itc_setting;

	u32			ahb_burst_config;

};



/* Default offset of capability registers */