Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 624144a7 authored by Horia Geant?'s avatar Horia Geant? Committed by Herbert Xu
Browse files

crypto: caam - enable LARGE_BURST for enhancing DMA transactions size 



Increasing CAAM DMA engine transaction size either
-reduces the number of required transactions or
-adds the ability to transfer more data with same transaction count

Signed-off-by: default avatarHoria Geant? <horia.geanta@nxp.com>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent ba171135

drivers/crypto/caam/ctrl.c

+1 −1
Original line number Diff line number Diff line
@@ -534,7 +534,7 @@ static int caam_probe(struct platform_device *pdev) 
	 * long pointers in master configuration register

	 */

	clrsetbits_32(&ctrl->mcr, MCFGR_AWCACHE_MASK, MCFGR_AWCACHE_CACH |

		      MCFGR_AWCACHE_BUFF | MCFGR_WDENABLE |

		      MCFGR_AWCACHE_BUFF | MCFGR_WDENABLE | MCFGR_LARGE_BURST |

		      (sizeof(dma_addr_t) == sizeof(u64) ? MCFGR_LONG_PTR : 0));



	/*

drivers/crypto/caam/regs.h

+2 −1
Original line number Diff line number Diff line
@@ -455,7 +455,8 @@ struct caam_ctrl { 
#define MCFGR_AXIPIPE_MASK	(0xf << MCFGR_AXIPIPE_SHIFT)



#define MCFGR_AXIPRI		0x00000008 /* Assert AXI priority sideband */

#define MCFGR_BURST_64		0x00000001 /* Max burst size */

#define MCFGR_LARGE_BURST	0x00000004 /* 128/256-byte burst size */

#define MCFGR_BURST_64		0x00000001 /* 64-byte burst size */



/* JRSTART register offsets */

#define JRSTART_JR0_START       0x00000001 /* Start Job ring 0 */