Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5e6f0e4f authored by Sujeev Dias's avatar Sujeev Dias
Browse files

mhi: cntrl: qcom: store PCIe BAR address in controller structure 



Store PCIe base address register (BAR) in MHI controller structure
for clients to use.

CRs-Fixed: 2341097
Change-Id: Ib1d71c633fe0067873dd3ab4af6804cbd0281a7b
Acked-by: default avatarBhaumik Vasav Bhatt <bbhatt@qti.qualcomm.com>
Signed-off-by: default avatarSujeev Dias <sdias@codeaurora.org>
parent 494a7533

drivers/bus/mhi/controllers/mhi_qcom.c

+4 −4
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0-only

/* Copyright (c) 2018, The Linux Foundation. All rights reserved.*/

/* Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.*/



#include <asm/arch_timer.h>

#include <linux/debugfs.h>
@@ -85,7 +85,7 @@ static int mhi_init_pci_dev(struct mhi_controller *mhi_cntrl) 
	struct mhi_dev *mhi_dev = mhi_controller_get_devdata(mhi_cntrl);

	struct pci_dev *pci_dev = mhi_dev->pci_dev;

	int ret;

	resource_size_t start, len;

	resource_size_t len;

	int i;



	mhi_dev->resn = MHI_PCI_BAR_NUM;
@@ -109,9 +109,9 @@ static int mhi_init_pci_dev(struct mhi_controller *mhi_cntrl) 


	pci_set_master(pci_dev);



	start = pci_resource_start(pci_dev, mhi_dev->resn);

	mhi_cntrl->base_addr = pci_resource_start(pci_dev, mhi_dev->resn);

	len = pci_resource_len(pci_dev, mhi_dev->resn);

	mhi_cntrl->regs = ioremap_nocache(start, len);

	mhi_cntrl->regs = ioremap_nocache(mhi_cntrl->base_addr, len);

	if (!mhi_cntrl->regs) {

		MHI_ERR("Error ioremap region\n");

		goto error_ioremap;