Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 500a3d0d authored by Erez Shitrit's avatar Erez Shitrit Committed by David S. Miller
Browse files

net/mlx5: Add IPoIB enhanced offloads bits to mlx5_ifc 



New capability bit: ipoib_enhanced_offloads, indicates new ability for UD
QP to do RSS and enhanced IPoIB offloads and acceleration.

Add underlay_qpn to the TIS and flow_table objects In order to support
SET_ROOT command, to connect between IPoIB QPs and flow steering tables.

Signed-off-by: default avatarErez Shitrit <erezsh@mellanox.com>
Signed-off-by: default avatarSaeed Mahameed <saeedm@mellanox.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent f72860af

include/linux/mlx5/mlx5_ifc.h

+8 −3
Original line number Diff line number Diff line
@@ -872,7 +872,8 @@ struct mlx5_ifc_cmd_hca_cap_bits { 


	u8         compact_address_vector[0x1];

	u8         striding_rq[0x1];

	u8         reserved_at_202[0x2];

	u8         reserved_at_202[0x1];

	u8         ipoib_enhanced_offloads[0x1];

	u8         ipoib_basic_offloads[0x1];

	u8         reserved_at_205[0xa];

	u8         drain_sigerr[0x1];
@@ -2293,7 +2294,9 @@ struct mlx5_ifc_tisc_bits { 
	u8         reserved_at_120[0x8];

	u8         transport_domain[0x18];



	u8         reserved_at_140[0x3c0];

	u8         reserved_at_140[0x8];

	u8         underlay_qpn[0x18];

	u8         reserved_at_160[0x3a0];

};



enum {
@@ -8218,7 +8221,9 @@ struct mlx5_ifc_set_flow_table_root_in_bits { 
	u8         reserved_at_a0[0x8];

	u8         table_id[0x18];



	u8         reserved_at_c0[0x140];

	u8         reserved_at_c0[0x8];

	u8         underlay_qpn[0x18];

	u8         reserved_at_e0[0x120];

};



enum {