Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4ff40a41 authored by Jani Nikula's avatar Jani Nikula
Browse files

drm/i915: add a few missing platform tags to workaround tags 



Cc: Paulo Zanoni <paulo.r.zanoni@intel.com>
Reviewed-by: default avatarPaulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: default avatarJani Nikula <jani.nikula@intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1474891672-23414-1-git-send-email-jani.nikula@intel.com
parent bc4ec7c8

drivers/gpu/drm/i915/intel_guc_loader.c

+1 −1
Original line number Diff line number Diff line
@@ -381,7 +381,7 @@ static int guc_ucode_xfer(struct drm_i915_private *dev_priv) 
					      ~GUC_ENABLE_MIA_CLOCK_GATING));

	}



	/* WaC6DisallowByGfxPause*/

	/* WaC6DisallowByGfxPause:bxt */

	if (IS_BXT_REVID(dev, 0, BXT_REVID_B0))

		I915_WRITE(GEN6_GFXPAUSE, 0x30FFF);

drivers/gpu/drm/i915/intel_pm.c

+1 −1
Original line number Diff line number Diff line
@@ -5361,7 +5361,7 @@ static void gen9_enable_rc6(struct drm_i915_private *dev_priv) 
	if (intel_enable_rc6() & INTEL_RC6_ENABLE)

		rc6_mask = GEN6_RC_CTL_RC6_ENABLE;

	DRM_INFO("RC6 %s\n", onoff(rc6_mask & GEN6_RC_CTL_RC6_ENABLE));

	/* WaRsUseTimeoutMode */

	/* WaRsUseTimeoutMode:bxt */

	if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) {

		I915_WRITE(GEN6_RC6_THRESHOLD, 625); /* 800us */

		I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |