Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4cfc3a40 authored by Borislav Petkov's avatar Borislav Petkov
Browse files

EDAC: Sync memory types and names



Make keeping the sync between the mem_types enum and the actual string
names simpler by using designated initializers.

Signed-off-by: default avatarBorislav Petkov <bp@suse.de>
parent 348fec70
Loading
Loading
Loading
Loading
+20 −23
Original line number Original line Diff line number Diff line
@@ -125,30 +125,27 @@ static void edac_mc_dump_mci(struct mem_ctl_info *mci)


#endif				/* CONFIG_EDAC_DEBUG */
#endif				/* CONFIG_EDAC_DEBUG */


/*
 * keep those in sync with the enum mem_type
 */
const char * const edac_mem_types[] = {
const char * const edac_mem_types[] = {
	"Empty csrow",
	[MEM_EMPTY]	= "Empty csrow",
	"Reserved csrow type",
	[MEM_RESERVED]	= "Reserved csrow type",
	"Unknown csrow type",
	[MEM_UNKNOWN]	= "Unknown csrow type",
	"Fast page mode RAM",
	[MEM_FPM]	= "Fast page mode RAM",
	"Extended data out RAM",
	[MEM_EDO]	= "Extended data out RAM",
	"Burst Extended data out RAM",
	[MEM_BEDO]	= "Burst Extended data out RAM",
	"Single data rate SDRAM",
	[MEM_SDR]	= "Single data rate SDRAM",
	"Registered single data rate SDRAM",
	[MEM_RDR]	= "Registered single data rate SDRAM",
	"Double data rate SDRAM",
	[MEM_DDR]	= "Double data rate SDRAM",
	"Registered Double data rate SDRAM",
	[MEM_RDDR]	= "Registered Double data rate SDRAM",
	"Rambus DRAM",
	[MEM_RMBS]	= "Rambus DRAM",
	"Unbuffered DDR2 RAM",
	[MEM_DDR2]	= "Unbuffered DDR2 RAM",
	"Fully buffered DDR2",
	[MEM_FB_DDR2]	= "Fully buffered DDR2",
	"Registered DDR2 RAM",
	[MEM_RDDR2]	= "Registered DDR2 RAM",
	"Rambus XDR",
	[MEM_XDR]	= "Rambus XDR",
	"Unbuffered DDR3 RAM",
	[MEM_DDR3]	= "Unbuffered DDR3 RAM",
	"Registered DDR3 RAM",
	[MEM_RDDR3]	= "Registered DDR3 RAM",
	"Load-Reduced DDR3 RAM",
	[MEM_LRDDR3]	= "Load-Reduced DDR3 RAM",
	"Unbuffered DDR4 RAM",
	[MEM_DDR4]	= "Unbuffered DDR4 RAM",
	"Registered DDR4 RAM",
	[MEM_RDDR4]	= "Registered DDR4 RAM",
};
};
EXPORT_SYMBOL_GPL(edac_mem_types);
EXPORT_SYMBOL_GPL(edac_mem_types);