Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4c12a854 authored by Markos Chandras's avatar Markos Chandras Committed by Ralf Baechle
Browse files

MIPS: uasm: Add divu uasm instruction 



It will be used later on by bpf-jit

[ralf@linux-mips.org: Resolved conflict.]

Signed-off-by: default avatarMarkos Chandras <markos.chandras@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: http://patchwork.linux-mips.org/patch/6727/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent f31318fd

arch/mips/include/asm/uasm.h

+1 −0
Original line number Diff line number Diff line
@@ -105,6 +105,7 @@ Ip_u2u1s3(_daddiu); 
Ip_u3u1u2(_daddu);

Ip_u2u1msbu3(_dins);

Ip_u2u1msbu3(_dinsm);

Ip_u1u2(_divu);

Ip_u1u2u3(_dmfc0);

Ip_u1u2u3(_dmtc0);

Ip_u2u1u3(_drotr);

arch/mips/include/uapi/asm/inst.h

+1 −0
Original line number Diff line number Diff line
@@ -311,6 +311,7 @@ enum mm_32axf_minor_op { 
	mm_syscall_op = 0x22d,

	mm_wait_op = 0x24d,

	mm_eret_op = 0x3cd,

	mm_divu_op = 0x5dc,

};



/*

arch/mips/mm/uasm-micromips.c

+1 −0
Original line number Diff line number Diff line
@@ -63,6 +63,7 @@ static struct insn insn_table_MM[] = { 
	{ insn_cache, M(mm_pool32b_op, 0, 0, mm_cache_func, 0, 0), RT | RS | SIMM },

	{ insn_daddu, 0, 0 },

	{ insn_daddiu, 0, 0 },

	{ insn_divu, M(mm_pool32a_op, 0, 0, 0, mm_divu_op, mm_pool32axf_op), RT | RS },

	{ insn_dmfc0, 0, 0 },

	{ insn_dmtc0, 0, 0 },

	{ insn_dsll, 0, 0 },

arch/mips/mm/uasm-mips.c

+1 −0
Original line number Diff line number Diff line
@@ -67,6 +67,7 @@ static struct insn insn_table[] = { 
	{ insn_daddu, M(spec_op, 0, 0, 0, 0, daddu_op), RS | RT | RD },

	{ insn_dinsm, M(spec3_op, 0, 0, 0, 0, dinsm_op), RS | RT | RD | RE },

	{ insn_dins, M(spec3_op, 0, 0, 0, 0, dins_op), RS | RT | RD | RE },

	{ insn_divu, M(spec_op, 0, 0, 0, 0, divu_op), RS | RT },

	{ insn_dmfc0, M(cop0_op, dmfc_op, 0, 0, 0, 0), RT | RD | SET},

	{ insn_dmtc0, M(cop0_op, dmtc_op, 0, 0, 0, 0), RT | RD | SET},

	{ insn_drotr32, M(spec_op, 1, 0, 0, 0, dsrl32_op), RT | RD | RE },

arch/mips/mm/uasm.c

+2 −1
Original line number Diff line number Diff line
@@ -47,7 +47,7 @@ enum opcode { 
	insn_addiu, insn_addu, insn_and, insn_andi, insn_bbit0, insn_bbit1,

	insn_beq, insn_beql, insn_bgez, insn_bgezl, insn_bltz, insn_bltzl,

	insn_bne, insn_cache, insn_daddiu, insn_daddu, insn_dins, insn_dinsm,

	insn_dmfc0, insn_dmtc0, insn_drotr, insn_drotr32, insn_dsll,

	insn_divu, insn_dmfc0, insn_dmtc0, insn_drotr, insn_drotr32, insn_dsll,

	insn_dsll32, insn_dsra, insn_dsrl, insn_dsrl32, insn_dsubu, insn_eret,

	insn_ext, insn_ins, insn_j, insn_jal, insn_jalr, insn_jr, insn_ld,

	insn_ldx, insn_ll, insn_lld, insn_lui, insn_lw, insn_lwx, insn_mfc0,
@@ -251,6 +251,7 @@ I_u1u2u3(_dmfc0) 
I_u1u2u3(_dmtc0)

I_u2u1s3(_daddiu)

I_u3u1u2(_daddu)

I_u1u2(_divu)

I_u2u1u3(_dsll)

I_u2u1u3(_dsll32)

I_u2u1u3(_dsra)