Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4a7f10d6 authored May 14, 2014 by Andrew Bresticker Committed by Mike Turquette May 22, 2014

clk: tegra: Initialize xusb clocks



Initialize the XUSB-related clocks with appropriate parents and rates
for both Tegra114 and Tegra124.

Signed-off-by: Jim Lin <jilin@nvidia.com>
Signed-off-by: Andrew Bresticker <abrestic@chromium.org>
Signed-off-by: Mike Turquette <mturquette@linaro.org>

parent 5c992afc

drivers/clk/tegra/clk-tegra114.c

+6 −1

Original line number	Diff line number	Diff line
		@@ -1296,7 +1296,12 @@ static struct tegra_clk_init_table init_table[] __initdata = {
		{TEGRA114_CLK_GR3D, TEGRA114_CLK_PLL_C2, 300000000, 0},
		{TEGRA114_CLK_DSIALP, TEGRA114_CLK_PLL_P, 68000000, 0},
		{TEGRA114_CLK_DSIBLP, TEGRA114_CLK_PLL_P, 68000000, 0},

		{TEGRA114_CLK_PLL_RE_VCO, TEGRA114_CLK_CLK_MAX, 612000000, 0},
		{TEGRA114_CLK_XUSB_SS_SRC, TEGRA114_CLK_PLL_RE_OUT, 122400000, 0},
		{TEGRA114_CLK_XUSB_FS_SRC, TEGRA114_CLK_PLL_U_48M, 48000000, 0},
		{TEGRA114_CLK_XUSB_HS_SRC, TEGRA114_CLK_XUSB_SS_DIV2, 61200000, 0},
		{TEGRA114_CLK_XUSB_FALCON_SRC, TEGRA114_CLK_PLL_P, 204000000, 0},
		{TEGRA114_CLK_XUSB_HOST_SRC, TEGRA114_CLK_PLL_P, 102000000, 0},
		/* This MUST be the last entry. */
		{TEGRA114_CLK_CLK_MAX, TEGRA114_CLK_CLK_MAX, 0, 0},
		};

drivers/clk/tegra/clk-tegra124.c

+6 −0

Original line number	Diff line number	Diff line
		@@ -1363,6 +1363,12 @@ static struct tegra_clk_init_table init_table[] __initdata = {
		{TEGRA124_CLK_SBC4, TEGRA124_CLK_PLL_P, 12000000, 1},
		{TEGRA124_CLK_TSEC, TEGRA124_CLK_PLL_C3, 0, 0},
		{TEGRA124_CLK_MSENC, TEGRA124_CLK_PLL_C3, 0, 0},
		{TEGRA124_CLK_PLL_RE_VCO, TEGRA124_CLK_CLK_MAX, 672000000, 0},
		{TEGRA124_CLK_XUSB_SS_SRC, TEGRA124_CLK_PLL_U_480M, 120000000, 0},
		{TEGRA124_CLK_XUSB_FS_SRC, TEGRA124_CLK_PLL_U_48M, 48000000, 0},
		{TEGRA124_CLK_XUSB_HS_SRC, TEGRA124_CLK_PLL_U_60M, 60000000, 0},
		{TEGRA124_CLK_XUSB_FALCON_SRC, TEGRA124_CLK_PLL_RE_OUT, 224000000, 0},
		{TEGRA124_CLK_XUSB_HOST_SRC, TEGRA124_CLK_PLL_RE_OUT, 112000000, 0},
		/* This MUST be the last entry. */
		{TEGRA124_CLK_CLK_MAX, TEGRA124_CLK_CLK_MAX, 0, 0},
		};