Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 46ea3e80 authored by Patrice Chotard's avatar Patrice Chotard Committed by Alexandre Torgue
Browse files

ARM: dts: stm32: Add sdio pins definition for stm32f7 



Add sdio pins definition for the 2 sdio instances embeds in stm32f746.

Signed-off-by: default avatarPatrice Chotard <patrice.chotard@st.com>
Signed-off-by: default avatarAlexandre Torgue <alexandre.torgue@st.com>
parent 1fe23843

arch/arm/boot/dts/stm32f7-pinctrl.dtsi

+62 −0
Original line number Diff line number Diff line
@@ -222,6 +222,68 @@ 
					slew-rate = <2>;

				};

			};



			sdio_pins_a: sdio_pins_a@0 {

				pins {

					pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1 D0 */

						 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1 D1 */

						 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1 D2 */

						 <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1 D3 */

						 <STM32_PINMUX('C', 12, AF12)>, /* SDMMC1 CLK */

						 <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1 CMD */

					drive-push-pull;

					slew-rate = <2>;

				};

			};



			sdio_pins_od_a: sdio_pins_od_a@0 {

				pins1 {

					pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1 D0 */

						 <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1 D1 */

						 <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1 D2 */

						 <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1 D3 */

						 <STM32_PINMUX('C', 12, AF12)>; /* SDMMC1 CLK */

					drive-push-pull;

					slew-rate = <2>;

				};



				pins2 {

					pinmux = <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1 CMD */

					drive-open-drain;

					slew-rate = <2>;

				};

			};



			sdio_pins_b: sdio_pins_b@0 {

				pins {

					pinmux = <STM32_PINMUX('G', 9, AF11)>, /* SDMMC2 D0 */

						 <STM32_PINMUX('G', 10, AF11)>, /* SDMMC2 D1 */

						 <STM32_PINMUX('B', 3, AF10)>, /* SDMMC2 D2 */

						 <STM32_PINMUX('B', 4, AF10)>, /* SDMMC2 D3 */

						 <STM32_PINMUX('D', 6, AF11)>, /* SDMMC2 CLK */

						 <STM32_PINMUX('D', 7, AF11)>; /* SDMMC2 CMD */

					drive-push-pull;

					slew-rate = <2>;

				};

			};



			sdio_pins_od_b: sdio_pins_od_b@0 {

				pins1 {

					pinmux = <STM32_PINMUX('G', 9, AF11)>, /* SDMMC2 D0 */

						 <STM32_PINMUX('G', 10, AF11)>, /* SDMMC2 D1 */

						 <STM32_PINMUX('B', 3, AF10)>, /* SDMMC2 D2 */

						 <STM32_PINMUX('B', 4, AF10)>, /* SDMMC2 D3 */

						 <STM32_PINMUX('D', 6, AF11)>; /* SDMMC2 CLK */

					drive-push-pull;

					slew-rate = <2>;

				};



				pins2 {

					pinmux = <STM32_PINMUX('D', 7, AF11)>; /* SDMMC2 CMD */

					drive-open-drain;

					slew-rate = <2>;

				};

			};

		};

	};

};