Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 469d4b2a authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: Simplify ilk_get_aux_clock_divider 



Now that we are "extracting" the cdclk frequency on ILK-IVB we
can also simplify ilk_get_aux_clock_divider() to calculate the
divider based on cdclk instead of hardcoding the values.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: default avatarMika Kahola <mika.kahola@intel.com>
Reviewed-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent a7c66cd8

drivers/gpu/drm/i915/intel_dp.c

+2 −4
Original line number Diff line number Diff line
@@ -696,15 +696,13 @@ static uint32_t ilk_get_aux_clock_divider(struct intel_dp *intel_dp, int index) 
{

	struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);

	struct drm_device *dev = intel_dig_port->base.base.dev;

	struct drm_i915_private *dev_priv = dev->dev_private;



	if (index)

		return 0;



	if (intel_dig_port->port == PORT_A) {

		if (IS_GEN6(dev) || IS_GEN7(dev))

			return 200; /* SNB & IVB eDP input clock at 400Mhz */

		else

			return 225; /* eDP input clock at 450Mhz */

		return DIV_ROUND_UP(dev_priv->display.get_display_clock_speed(dev), 2000);

	} else {

		return DIV_ROUND_UP(intel_pch_rawclk(dev), 2);

	}