Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 444c4ba4 authored by Christophe Lombard's avatar Christophe Lombard Committed by Michael Ellerman
Browse files

cxl: New hcalls to support cxl adapters 



The hypervisor calls provide an interface with a coherent platform
facility and function. It matches version 0.16 of the 'PAPR changes'
document.

The following hcalls are supported:
H_ATTACH_CA_PROCESS    Attach a process element to a coherent platform
                       function.
H_DETACH_CA_PROCESS    Detach a process element from a coherent
                       platform function.
H_CONTROL_CA_FUNCTION  Allow the partition to manipulate or query
                       certain coherent platform function behaviors.
H_COLLECT_CA_INT_INFO  Collect interrupt info about a coherent.
                       platform function after an interrupt occurred
H_CONTROL_CA_FAULTS    Control the operation of a coherent platform
                       function after a fault occurs.
H_DOWNLOAD_CA_FACILITY Support for downloading a base adapter image to
                       the coherent platform facility, and for
                       validating the entire image after the download.
H_CONTROL_CA_FACILITY  Allow the partition to manipulate or query
                       certain coherent platform facility behaviors.

Co-authored-by: default avatarFrederic Barrat <fbarrat@linux.vnet.ibm.com>
Signed-off-by: default avatarFrederic Barrat <fbarrat@linux.vnet.ibm.com>
Signed-off-by: default avatarChristophe Lombard <clombard@linux.vnet.ibm.com>
Reviewed-by: default avatarManoj Kumar <manoj@linux.vnet.ibm.com>
Acked-by: default avatarIan Munsie <imunsie@au1.ibm.com>
Signed-off-by: default avatarMichael Ellerman <mpe@ellerman.id.au>
parent c0efa9ae

drivers/misc/cxl/cxl.h

+21 −2
Original line number Diff line number Diff line
@@ -688,6 +688,7 @@ void cxl_prefault(struct cxl_context *ctx, u64 wed); 


struct cxl *get_cxl_adapter(int num);

int cxl_alloc_sst(struct cxl_context *ctx);

void cxl_dump_debug_buffer(void *addr, size_t size);



void init_cxl_native(void);
@@ -701,16 +702,34 @@ unsigned int cxl_map_irq(struct cxl *adapter, irq_hw_number_t hwirq, 
void cxl_unmap_irq(unsigned int virq, void *cookie);

int __detach_context(struct cxl_context *ctx);



/* This matches the layout of the H_COLLECT_CA_INT_INFO retbuf */

/*

 * This must match the layout of the H_COLLECT_CA_INT_INFO retbuf defined

 * in PAPR.

 * A word about endianness: a pointer to this structure is passed when

 * calling the hcall. However, it is not a block of memory filled up by

 * the hypervisor. The return values are found in registers, and copied

 * one by one when returning from the hcall. See the end of the call to

 * plpar_hcall9() in hvCall.S

 * As a consequence:

 * - we don't need to do any endianness conversion

 * - the pid and tid are an exception. They are 32-bit values returned in

 *   the same 64-bit register. So we do need to worry about byte ordering.

 */

struct cxl_irq_info {

	u64 dsisr;

	u64 dar;

	u64 dsr;

#ifndef CONFIG_CPU_LITTLE_ENDIAN

	u32 pid;

	u32 tid;

#else

	u32 tid;

	u32 pid;

#endif

	u64 afu_err;

	u64 errstat;

	u64 padding[3]; /* to match the expected retbuf size for plpar_hcall9 */

	u64 proc_handle;

	u64 padding[2]; /* to match the expected retbuf size for plpar_hcall9 */

};



void cxl_assign_psn_space(struct cxl_context *ctx);

drivers/misc/cxl/hcalls.c

0 → 100644
+639 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/misc/cxl/hcalls.h

0 → 100644
+203 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/misc/cxl/main.c

+26 −0
Original line number Diff line number Diff line
@@ -162,6 +162,32 @@ int cxl_alloc_sst(struct cxl_context *ctx) 
	return 0;

}



/* print buffer content as integers when debugging */

void cxl_dump_debug_buffer(void *buf, size_t buf_len)

{

#ifdef DEBUG

	int i, *ptr;



	/*

	 * We want to regroup up to 4 integers per line, which means they

	 * need to be in the same pr_devel() statement

	 */

	ptr = (int *) buf;

	for (i = 0; i * 4 < buf_len; i += 4) {

		if ((i + 3) * 4 < buf_len)

			pr_devel("%.8x %.8x %.8x %.8x\n", ptr[i], ptr[i + 1],

				ptr[i + 2], ptr[i + 3]);

		else if ((i + 2) * 4 < buf_len)

			pr_devel("%.8x %.8x %.8x\n", ptr[i], ptr[i + 1],

				ptr[i + 2]);

		else if ((i + 1) * 4 < buf_len)

			pr_devel("%.8x %.8x\n", ptr[i], ptr[i + 1]);

		else

			pr_devel("%.8x\n", ptr[i]);

	}

#endif /* DEBUG */

}



/* Find a CXL adapter by it's number and increase it's refcount */

struct cxl *get_cxl_adapter(int num)

{

drivers/misc/cxl/native.c

+1 −0
Original line number Diff line number Diff line
@@ -726,6 +726,7 @@ static int native_get_irq_info(struct cxl_afu *afu, struct cxl_irq_info *info) 
	info->tid = pidtid & 0xffffffff;

	info->afu_err = cxl_p2n_read(afu, CXL_AFU_ERR_An);

	info->errstat = cxl_p2n_read(afu, CXL_PSL_ErrStat_An);

	info->proc_handle = 0;



	return 0;

}