Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 42d42e7e authored by Damien Lespiau's avatar Damien Lespiau Committed by Daniel Vetter
Browse files

drm/i915: Only check for valid PP_{ON, OFF}_DELAYS on pre ILK hardware 



ILK+ have this register on the PCH. This check was triggering unclaimed
writes.

Signed-off-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
Reviewed-by: default avatarPaulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 607a6f7a

drivers/gpu/drm/i915/intel_bios.c

+2 −1
Original line number Original line Diff line number Diff line
@@ -762,7 +762,8 @@ void intel_setup_bios(struct drm_device *dev) 
	struct drm_i915_private *dev_priv = dev->dev_private;

	struct drm_i915_private *dev_priv = dev->dev_private;





	 /* Set the Panel Power On/Off timings if uninitialized. */

	 /* Set the Panel Power On/Off timings if uninitialized. */

	if ((I915_READ(PP_ON_DELAYS) == 0) && (I915_READ(PP_OFF_DELAYS) == 0)) {

	if (!HAS_PCH_SPLIT(dev) &&

	    I915_READ(PP_ON_DELAYS) == 0 && I915_READ(PP_OFF_DELAYS) == 0) {

		/* Set T2 to 40ms and T5 to 200ms */

		/* Set T2 to 40ms and T5 to 200ms */

		I915_WRITE(PP_ON_DELAYS, 0x019007d0);

		I915_WRITE(PP_ON_DELAYS, 0x019007d0);