Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3965b4f0 authored by Roman Li's avatar Roman Li Committed by Greg Kroah-Hartman
Browse files

drm/amd/display: Fix 6x4K displays light-up on Vega20 (v2) 



[ Upstream commit c6888879fd55b1ba903c2a770127edbf6aef6f27 ]

[Why]
More than 4x4K didn't lightup on Vega20 due to low dcfclk value.
Powerplay expects valid min requirement for dcfclk from DC.

[How]
Update min_dcfclock_khz based on min_engine_clock value.

v2: backport to 4.20 (Alex)

Reviewed-by: default avatarHersen Wu <hersenxs.wu@amd.com>
Reviewed-by: default avatarFeifei Xu <Feifei.Xu@amd.com>
Reviewed-by: default avatarEvan Quan <evan.quan@amd.com>
Acked-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarRoman Li <Roman.Li@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent bdf7c4c8

drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c

+2 −0
Original line number Diff line number Diff line
@@ -2530,6 +2530,8 @@ static void pplib_apply_display_requirements( 
			dc,

			context->bw.dce.sclk_khz);



	pp_display_cfg->min_dcfclock_khz = pp_display_cfg->min_engine_clock_khz;



	pp_display_cfg->min_engine_clock_deep_sleep_khz

			= context->bw.dce.sclk_deep_sleep_khz;