Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 389a06bc authored by Florian Fainelli's avatar Florian Fainelli Committed by David S. Miller
Browse files

net: systemport: Set correct RSB endian bits based on host 



RSB_SWAP0 needs to match the host CPU endian, and it needs to be set
for LE and clear for BE. RSB_SWAP1 must always be cleared for SYSTEMPORT
Lite.

With these settings, we have the Receive Status Block always match the
host endian and we do not need to perform any conversion. Since there is
not necessarily a CONFIG_CPU_LITTLE_ENDIAN option defined, we test for
!CONFIG_CPU_BIG_ENDIAN which is guaranteed to be set.

Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent fdb71a2d

drivers/net/ethernet/broadcom/bcmsysport.c

+6 −2
Original line number Diff line number Diff line
@@ -1762,10 +1762,14 @@ static void rbuf_init(struct bcm_sysport_priv *priv) 
	reg = rbuf_readl(priv, RBUF_CONTROL);

	reg |= RBUF_4B_ALGN | RBUF_RSB_EN;

	/* Set a correct RSB format on SYSTEMPORT Lite */

	if (priv->is_lite) {

	if (priv->is_lite)

		reg &= ~RBUF_RSB_SWAP1;



	/* Set a correct RSB format based on host endian */

	if (!IS_ENABLED(CONFIG_CPU_BIG_ENDIAN))

		reg |= RBUF_RSB_SWAP0;

	}

	else

		reg &= ~RBUF_RSB_SWAP0;

	rbuf_writel(priv, reg, RBUF_CONTROL);

}