Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 375b4d42 authored by Mike Rapoport's avatar Mike Rapoport Committed by Greg Kroah-Hartman
Browse files

staging: sm750fb: formatPllReg: rename ulPllReg to reg 



Remove HungarianCamelCase notation

Signed-off-by: default avatarMike Rapoport <mike.rapoport@gmail.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 127bf166

drivers/staging/sm750fb/ddk750_chip.c

+3 −3
Original line number Original line Diff line number Diff line
@@ -355,13 +355,13 @@ unsigned int calcPllValue(unsigned int request_orig, pll_value_t *pll) 




unsigned int formatPllReg(pll_value_t *pPLL)

unsigned int formatPllReg(pll_value_t *pPLL)

{

{

	unsigned int ulPllReg = 0;

	unsigned int reg = 0;





    /* Note that all PLL's have the same format. Here, we just use Panel PLL parameter

    /* Note that all PLL's have the same format. Here, we just use Panel PLL parameter

       to work out the bit fields in the register.

       to work out the bit fields in the register.

       On returning a 32 bit number, the value can be applied to any PLL in the calling function.

       On returning a 32 bit number, the value can be applied to any PLL in the calling function.

    */

    */

	ulPllReg =

	reg =

	FIELD_SET(0, PANEL_PLL_CTRL, BYPASS, OFF)

	FIELD_SET(0, PANEL_PLL_CTRL, BYPASS, OFF)

	| FIELD_SET(0, PANEL_PLL_CTRL, POWER,  ON)

	| FIELD_SET(0, PANEL_PLL_CTRL, POWER,  ON)

	| FIELD_SET(0, PANEL_PLL_CTRL, INPUT,  OSC)

	| FIELD_SET(0, PANEL_PLL_CTRL, INPUT,  OSC)
@@ -372,7 +372,7 @@ unsigned int formatPllReg(pll_value_t *pPLL) 
	| FIELD_VALUE(0, PANEL_PLL_CTRL, N,      pPLL->N)

	| FIELD_VALUE(0, PANEL_PLL_CTRL, N,      pPLL->N)

	| FIELD_VALUE(0, PANEL_PLL_CTRL, M,      pPLL->M);

	| FIELD_VALUE(0, PANEL_PLL_CTRL, M,      pPLL->M);





	return ulPllReg;

	return reg;

}

}