Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2edb36c4 authored by Kukjin Kim's avatar Kukjin Kim
Browse files

ARM: EXYNOS: add support for EXYNOS5440 SoC 



This patch adds support for EXYNOS5440 SoC which is including
ARM Cortex-A15 Quad cores.

Signed-off-by: default avatarKukjin Kim <kgene.kim@samsung.com>
parent 77b67063

arch/arm/mach-exynos/Kconfig

+10 −1
Original line number Diff line number Diff line
@@ -67,6 +67,15 @@ config SOC_EXYNOS5250 
	help

	  Enable EXYNOS5250 SoC support



config SOC_EXYNOS5440

	bool "SAMSUNG EXYNOS5440"

	default y

	depends on ARCH_EXYNOS5

	select ARM_ARCH_TIMER

	select AUTO_ZRELADDR

	help

	  Enable EXYNOS5440 SoC support



config EXYNOS4_MCT

	bool

	default y
@@ -417,9 +426,9 @@ config MACH_EXYNOS4_DT 


config MACH_EXYNOS5_DT

	bool "SAMSUNG EXYNOS5 Machine using device tree"

	default y

	depends on ARCH_EXYNOS5

	select ARM_AMBA

	select SOC_EXYNOS5250

	select USE_OF

	help

	  Machine support for Samsung EXYNOS5 machine with device tree enabled.

arch/arm/mach-exynos/Makefile

+1 −1
Original line number Diff line number Diff line
@@ -14,9 +14,9 @@ obj- := 


obj-$(CONFIG_ARCH_EXYNOS)	+= common.o

obj-$(CONFIG_ARCH_EXYNOS4)	+= clock-exynos4.o

obj-$(CONFIG_ARCH_EXYNOS5)	+= clock-exynos5.o

obj-$(CONFIG_CPU_EXYNOS4210)	+= clock-exynos4210.o

obj-$(CONFIG_SOC_EXYNOS4212)	+= clock-exynos4212.o

obj-$(CONFIG_SOC_EXYNOS5250)	+= clock-exynos5.o



obj-$(CONFIG_PM)		+= pm.o

obj-$(CONFIG_PM_GENERIC_DOMAINS) += pm_domains.o

arch/arm/mach-exynos/common.c

+62 −6
Original line number Diff line number Diff line
@@ -58,9 +58,11 @@ static const char name_exynos4210[] = "EXYNOS4210"; 
static const char name_exynos4212[] = "EXYNOS4212";

static const char name_exynos4412[] = "EXYNOS4412";

static const char name_exynos5250[] = "EXYNOS5250";

static const char name_exynos5440[] = "EXYNOS5440";



static void exynos4_map_io(void);

static void exynos5_map_io(void);

static void exynos5440_map_io(void);

static void exynos4_init_clocks(int xtal);

static void exynos5_init_clocks(int xtal);

static void exynos_init_uarts(struct s3c2410_uartcfg *cfg, int no);
@@ -99,6 +101,12 @@ static struct cpu_table cpu_ids[] __initdata = { 
		.init_uarts	= exynos_init_uarts,

		.init		= exynos_init,

		.name		= name_exynos5250,

	}, {

		.idcode		= EXYNOS5440_SOC_ID,

		.idmask		= EXYNOS5_SOC_MASK,

		.map_io		= exynos5440_map_io,

		.init		= exynos_init,

		.name		= name_exynos5440,

	},

};
@@ -113,6 +121,15 @@ static struct map_desc exynos_iodesc[] __initdata = { 
	},

};



static struct map_desc exynos5440_iodesc[] __initdata = {

	{

		.virtual	= (unsigned long)S5P_VA_CHIPID,

		.pfn		= __phys_to_pfn(EXYNOS5440_PA_CHIPID),

		.length		= SZ_4K,

		.type		= MT_DEVICE,

	},

};



static struct map_desc exynos4_iodesc[] __initdata = {

	{

		.virtual	= (unsigned long)S3C_VA_SYS,
@@ -279,6 +296,15 @@ static struct map_desc exynos5_iodesc[] __initdata = { 
	},

};



static struct map_desc exynos5440_iodesc0[] __initdata = {

	{

		.virtual	= (unsigned long)S3C_VA_UART,

		.pfn		= __phys_to_pfn(EXYNOS5440_PA_UART0),

		.length		= SZ_512K,

		.type		= MT_DEVICE,

	},

};



void exynos4_restart(char mode, const char *cmd)

{

	__raw_writel(0x1, S5P_SWRESET);
@@ -286,11 +312,29 @@ void exynos4_restart(char mode, const char *cmd) 


void exynos5_restart(char mode, const char *cmd)

{

	__raw_writel(0x1, EXYNOS_SWRESET);

	u32 val;

	void __iomem *addr;



	if (of_machine_is_compatible("samsung,exynos5250")) {

		val = 0x1;

		addr = EXYNOS_SWRESET;

	} else if (of_machine_is_compatible("samsung,exynos5440")) {

		val = (0x10 << 20) | (0x1 << 16);

		addr = EXYNOS5440_SWRESET;

	} else {

		pr_err("%s: cannot support non-DT\n", __func__);

		return;

	}



	__raw_writel(val, addr);

}



void __init exynos_init_late(void)

{

	if (of_machine_is_compatible("samsung,exynos5440"))

		/* to be supported later */

		return;



	exynos_pm_late_initcall();

}
@@ -303,7 +347,11 @@ void __init exynos_init_late(void) 
void __init exynos_init_io(struct map_desc *mach_desc, int size)

{

	/* initialize the io descriptors we need for initialization */

	if (of_machine_is_compatible("samsung,exynos5440"))

		iotable_init(exynos5440_iodesc, ARRAY_SIZE(exynos5440_iodesc));

	else

		iotable_init(exynos_iodesc, ARRAY_SIZE(exynos_iodesc));



	if (mach_desc)

		iotable_init(mach_desc, size);
@@ -389,6 +437,11 @@ static void __init exynos4_init_clocks(int xtal) 
	exynos4_setup_clocks();

}



static void __init exynos5440_map_io(void)

{

	iotable_init(exynos5440_iodesc0, ARRAY_SIZE(exynos5440_iodesc0));

}



static void __init exynos5_init_clocks(int xtal)

{

	printk(KERN_DEBUG "%s: initializing clocks\n", __func__);
@@ -604,8 +657,9 @@ int __init combiner_of_init(struct device_node *np, struct device_node *parent) 
	return 0;

}



static const struct of_device_id exynos4_dt_irq_match[] = {

static const struct of_device_id exynos_dt_irq_match[] = {

	{ .compatible = "arm,cortex-a9-gic", .data = gic_of_init, },

	{ .compatible = "arm,cortex-a15-gic", .data = gic_of_init, },

	{ .compatible = "samsung,exynos4210-combiner",

			.data = combiner_of_init, },

	{},
@@ -622,7 +676,7 @@ void __init exynos4_init_irq(void) 
		gic_init_bases(0, IRQ_PPI(0), S5P_VA_GIC_DIST, S5P_VA_GIC_CPU, gic_bank_offset, NULL);

#ifdef CONFIG_OF

	else

		of_irq_init(exynos4_dt_irq_match);

		of_irq_init(exynos_dt_irq_match);

#endif



	if (!of_have_populated_dt())
@@ -639,7 +693,7 @@ void __init exynos4_init_irq(void) 
void __init exynos5_init_irq(void)

{

#ifdef CONFIG_OF

	of_irq_init(exynos4_dt_irq_match);

	of_irq_init(exynos_dt_irq_match);

#endif

	/*

	 * The parameters of s5p_init_irq() are for VIC init.
@@ -669,7 +723,7 @@ static int __init exynos4_l2x0_cache_init(void) 
{

	int ret;



	if (soc_is_exynos5250())

	if (soc_is_exynos5250() || soc_is_exynos5440())

		return 0;



	ret = l2x0_of_init(L2_AUX_VAL, L2_AUX_MASK);
@@ -1010,6 +1064,8 @@ static int __init exynos_init_irq_eint(void) 
		}

	}

#endif

	if (soc_is_exynos5440())

		return 0;



	if (soc_is_exynos5250())

		exynos_eint_base = ioremap(EXYNOS5_PA_GPIO1, SZ_4K);

arch/arm/mach-exynos/include/mach/irqs.h

+5 −0
Original line number Diff line number Diff line
@@ -333,6 +333,11 @@ 
#define EXYNOS5_IRQ_FIMC_LITE1		IRQ_SPI(126)

#define EXYNOS5_IRQ_RP_TIMER		IRQ_SPI(127)



/* EXYNOS5440 */



#define EXYNOS5440_IRQ_UART0		IRQ_SPI(2)

#define EXYNOS5440_IRQ_UART1		IRQ_SPI(3)



#define EXYNOS5_IRQ_PMU			COMBINER_IRQ(1, 2)



#define EXYNOS5_IRQ_SYSMMU_GSC0_0	COMBINER_IRQ(2, 0)

arch/arm/mach-exynos/include/mach/map.h

+5 −0
Original line number Diff line number Diff line
@@ -53,6 +53,7 @@ 
#define EXYNOS4_PA_ONENAND_DMA		0x0C600000



#define EXYNOS_PA_CHIPID		0x10000000

#define EXYNOS5440_PA_CHIPID		0x00160000



#define EXYNOS4_PA_SYSCON		0x10010000

#define EXYNOS5_PA_SYSCON		0x10050100
@@ -281,6 +282,10 @@ 
#define EXYNOS5_PA_UART3		0x12C30000

#define EXYNOS5_SZ_UART			SZ_256



#define EXYNOS5440_PA_UART0		0x000B0000

#define EXYNOS5440_PA_UART1		0x000C0000

#define EXYNOS5440_SZ_UART		SZ_256



#define S3C_VA_UARTx(x)			(S3C_VA_UART + ((x) * S3C_UART_OFFSET))



#endif /* __ASM_ARCH_MAP_H */