Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2b519747 authored by Ryder Lee's avatar Ryder Lee Committed by Matthias Brugger
Browse files

arm64: dts: mt7622: update a clock property for UART0 



The input clock of UART0 should be CLK_PERI_UART0_PD.

Fixes: 13f36c32 ("arm64: dts: mt7622: turn uart0 clock to real ones")
Signed-off-by: default avatarRyder Lee <ryder.lee@mediatek.com>
Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent c0d9f9ad

arch/arm64/boot/dts/mediatek/mt7622.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -339,7 +339,7 @@ 
		reg = <0 0x11002000 0 0x400>;

		interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW>;

		clocks = <&topckgen CLK_TOP_UART_SEL>,

			 <&pericfg CLK_PERI_UART1_PD>;

			 <&pericfg CLK_PERI_UART0_PD>;

		clock-names = "baud", "bus";

		status = "disabled";

	};