Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 298701ec authored by Fabio Estevam's avatar Fabio Estevam Committed by Shawn Guo
Browse files

ARM: dts: imx: Remove unneeded unit-addresses



Building with W=1 option leads to several warnings like:

Warning (unit_address_vs_reg): Node /soc/aips-bus@02000000/anatop@020c8000/regulator-1p1@110 has a unit name, but no reg property

Fix them by removing the unneeded unit-addresses.

Signed-off-by: default avatarFabio Estevam <fabio.estevam@nxp.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent d72b7b44
Loading
Loading
Loading
Loading
+6 −6
Original line number Diff line number Diff line
@@ -461,7 +461,7 @@
					     <0 54 IRQ_TYPE_LEVEL_HIGH>,
					     <0 127 IRQ_TYPE_LEVEL_HIGH>;

				regulator-1p1@110 {
				regulator-1p1 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd1p1";
					regulator-min-microvolt = <800000>;
@@ -475,7 +475,7 @@
					anatop-max-voltage = <1375000>;
				};

				regulator-3p0@120 {
				regulator-3p0 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd3p0";
					regulator-min-microvolt = <2800000>;
@@ -489,7 +489,7 @@
					anatop-max-voltage = <3400000>;
				};

				regulator-2p5@130 {
				regulator-2p5 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd2p5";
					regulator-min-microvolt = <2100000>;
@@ -503,7 +503,7 @@
					anatop-max-voltage = <2850000>;
				};

				reg_arm: regulator-vddcore@140 {
				reg_arm: regulator-vddcore {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddarm";
					regulator-min-microvolt = <725000>;
@@ -520,7 +520,7 @@
					anatop-max-voltage = <1450000>;
				};

				reg_pu: regulator-vddpu@140 {
				reg_pu: regulator-vddpu {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddpu";
					regulator-min-microvolt = <725000>;
@@ -537,7 +537,7 @@
					anatop-max-voltage = <1450000>;
				};

				reg_soc: regulator-vddsoc@140 {
				reg_soc: regulator-vddsoc {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddsoc";
					regulator-min-microvolt = <725000>;
+6 −6
Original line number Diff line number Diff line
@@ -547,7 +547,7 @@
					     <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;

				regulator-1p1@110 {
				regulator-1p1 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd1p1";
					regulator-min-microvolt = <800000>;
@@ -561,7 +561,7 @@
					anatop-max-voltage = <1375000>;
				};

				regulator-3p0@120 {
				regulator-3p0 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd3p0";
					regulator-min-microvolt = <2800000>;
@@ -575,7 +575,7 @@
					anatop-max-voltage = <3400000>;
				};

				regulator-2p5@130 {
				regulator-2p5 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd2p5";
					regulator-min-microvolt = <2100000>;
@@ -589,7 +589,7 @@
					anatop-max-voltage = <2875000>;
				};

				reg_arm: regulator-vddcore@140 {
				reg_arm: regulator-vddcore {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddarm";
					regulator-min-microvolt = <725000>;
@@ -606,7 +606,7 @@
					anatop-max-voltage = <1450000>;
				};

				reg_pcie: regulator-vddpcie@140 {
				reg_pcie: regulator-vddpcie {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddpcie";
					regulator-min-microvolt = <725000>;
@@ -622,7 +622,7 @@
					anatop-max-voltage = <1450000>;
				};

				reg_soc: regulator-vddsoc@140 {
				reg_soc: regulator-vddsoc {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddsoc";
					regulator-min-microvolt = <725000>;
+3 −3
Original line number Diff line number Diff line
@@ -512,7 +512,7 @@
					     <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;

				reg_3p0: regulator-3p0@120 {
				reg_3p0: regulator-3p0 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd3p0";
					regulator-min-microvolt = <2625000>;
@@ -526,7 +526,7 @@
					anatop-enable-bit = <0>;
				};

				reg_arm: regulator-vddcore@140 {
				reg_arm: regulator-vddcore {
					compatible = "fsl,anatop-regulator";
					regulator-name = "cpu";
					regulator-min-microvolt = <725000>;
@@ -543,7 +543,7 @@
					anatop-max-voltage = <1450000>;
				};

				reg_soc: regulator-vddsoc@140 {
				reg_soc: regulator-vddsoc {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddsoc";
					regulator-min-microvolt = <725000>;
+1 −1
Original line number Diff line number Diff line
@@ -522,7 +522,7 @@
				interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;

				reg_1p0d: regulator-vdd1p0d@210 {
				reg_1p0d: regulator-vdd1p0d {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd1p0d";
					regulator-min-microvolt = <800000>;