Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 272b5edd authored by Brian Austin's avatar Brian Austin Committed by Mark Brown
Browse files

ASoC: Add support for CS42L56 CODEC 



This patch adds support for the Cirrus Logic Low Power Stereo I2C CODEC

Signed-off-by: default avatarBrian Austin <brian.austin@cirrus.com>
Signed-off-by: default avatarMark Brown <broonie@linaro.org>
parent eba17e68

include/sound/cs42l56.h

0 → 100644
+48 −0
Original line number Diff line number Diff line 
/*

 * linux/sound/cs42l56.h -- Platform data for CS42L56

 *

 * Copyright (c) 2014 Cirrus Logic Inc.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 as

 * published by the Free Software Foundation.

 */



#ifndef __CS42L56_H

#define __CS42L56_H



struct cs42l56_platform_data {



	/* GPIO for Reset */

	unsigned int gpio_nreset;



	/* MICBIAS Level. Check datasheet Pg48 */

	unsigned int micbias_lvl;



	/* Analog Input 1A Reference 0=Single 1=Pseudo-Differential */

	unsigned int ain1a_ref_cfg;



	/* Analog Input 2A Reference 0=Single 1=Pseudo-Differential */

	unsigned int ain2a_ref_cfg;



	/* Analog Input 1B Reference 0=Single 1=Pseudo-Differential */

	unsigned int ain1b_ref_cfg;



	/* Analog Input 2B Reference 0=Single 1=Pseudo-Differential */

	unsigned int ain2b_ref_cfg;



	/* Charge Pump Freq. Check datasheet Pg62 */

	unsigned int chgfreq;



	/* HighPass Filter Right Channel Corner Frequency */

	unsigned int hpfb_freq;



	/* HighPass Filter Left Channel Corner Frequency */

	unsigned int hpfa_freq;



	/* Adaptive Power Control for LO/HP */

	unsigned int adaptive_pwr;



};



#endif /* __CS42L56_H */

sound/soc/codecs/Kconfig

+5 −0
Original line number Diff line number Diff line
@@ -41,6 +41,7 @@ config SND_SOC_ALL_CODECS 
	select SND_SOC_CQ0093VC if MFD_DAVINCI_VOICECODEC

	select SND_SOC_CS42L51_I2C if I2C

	select SND_SOC_CS42L52 if I2C && INPUT

	select SND_SOC_CS42L56 if I2C && INPUT

	select SND_SOC_CS42L73 if I2C

	select SND_SOC_CS4270 if I2C

	select SND_SOC_CS4271 if SND_SOC_I2C_AND_SPI
@@ -288,6 +289,10 @@ config SND_SOC_CS42L52 
	tristate "Cirrus Logic CS42L52 CODEC"

	depends on I2C && INPUT



config SND_SOC_CS42L56

	tristate "Cirrus Logic CS42L56 CODEC"

	depends on I2C && INPUT



config SND_SOC_CS42L73

	tristate "Cirrus Logic CS42L73 CODEC"

	depends on I2C

sound/soc/codecs/Makefile

+2 −0
Original line number Diff line number Diff line
@@ -28,6 +28,7 @@ snd-soc-cq93vc-objs := cq93vc.o 
snd-soc-cs42l51-objs := cs42l51.o

snd-soc-cs42l51-i2c-objs := cs42l51-i2c.o

snd-soc-cs42l52-objs := cs42l52.o

snd-soc-cs42l56-objs := cs42l56.o

snd-soc-cs42l73-objs := cs42l73.o

snd-soc-cs4270-objs := cs4270.o

snd-soc-cs4271-objs := cs4271.o
@@ -180,6 +181,7 @@ obj-$(CONFIG_SND_SOC_CQ0093VC) += snd-soc-cq93vc.o 
obj-$(CONFIG_SND_SOC_CS42L51)	+= snd-soc-cs42l51.o

obj-$(CONFIG_SND_SOC_CS42L51_I2C)	+= snd-soc-cs42l51-i2c.o

obj-$(CONFIG_SND_SOC_CS42L52)	+= snd-soc-cs42l52.o

obj-$(CONFIG_SND_SOC_CS42L56)	+= snd-soc-cs42l56.o

obj-$(CONFIG_SND_SOC_CS42L73)	+= snd-soc-cs42l73.o

obj-$(CONFIG_SND_SOC_CS4270)	+= snd-soc-cs4270.o

obj-$(CONFIG_SND_SOC_CS4271)	+= snd-soc-cs4271.o

sound/soc/codecs/cs42l56.c

0 → 100644
+1427 −0

File added.

Preview size limit exceeded, changes collapsed.

sound/soc/codecs/cs42l56.h

0 → 100644
+175 −0
Original line number Diff line number Diff line 
/*

 * cs42l52.h -- CS42L56 ALSA SoC audio driver

 *

 * Copyright 2014 CirrusLogic, Inc.

 *

 * Author: Brian Austin <brian.austin@cirrus.com>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 as

 * published by the Free Software Foundation.

 *

 */



#ifndef __CS42L56_H__

#define __CS42L56_H__



#define CS42L56_CHIP_ID_1		0x01

#define CS42L56_CHIP_ID_2		0x02

#define CS42L56_PWRCTL_1		0x03

#define CS42L56_PWRCTL_2		0x04

#define CS42L56_CLKCTL_1		0x05

#define CS42L56_CLKCTL_2		0x06

#define CS42L56_SERIAL_FMT		0x07

#define CS42L56_CLASSH_CTL		0x08

#define CS42L56_MISC_CTL		0x09

#define CS42L56_INT_STATUS		0x0a

#define CS42L56_PLAYBACK_CTL		0x0b

#define CS42L56_DSP_MUTE_CTL		0x0c

#define CS42L56_ADCA_MIX_VOLUME		0x0d

#define CS42L56_ADCB_MIX_VOLUME		0x0e

#define CS42L56_PCMA_MIX_VOLUME		0x0f

#define CS42L56_PCMB_MIX_VOLUME		0x10

#define CS42L56_ANAINPUT_ADV_VOLUME	0x11

#define CS42L56_DIGINPUT_ADV_VOLUME	0x12

#define CS42L56_MASTER_A_VOLUME		0x13

#define CS42L56_MASTER_B_VOLUME		0x14

#define CS42L56_BEEP_FREQ_ONTIME	0x15

#define CS42L56_BEEP_FREQ_OFFTIME	0x16

#define CS42L56_BEEP_TONE_CFG		0x17

#define CS42L56_TONE_CTL		0x18

#define CS42L56_CHAN_MIX_SWAP		0x19

#define CS42L56_AIN_REFCFG_ADC_MUX	0x1a

#define CS42L56_HPF_CTL			0x1b

#define CS42L56_MISC_ADC_CTL		0x1c

#define CS42L56_GAIN_BIAS_CTL		0x1d

#define CS42L56_PGAA_MUX_VOLUME		0x1e

#define CS42L56_PGAB_MUX_VOLUME		0x1f

#define CS42L56_ADCA_ATTENUATOR		0x20

#define CS42L56_ADCB_ATTENUATOR		0x21

#define CS42L56_ALC_EN_ATTACK_RATE	0x22

#define CS42L56_ALC_RELEASE_RATE	0x23

#define CS42L56_ALC_THRESHOLD		0x24

#define CS42L56_NOISE_GATE_CTL		0x25

#define CS42L56_ALC_LIM_SFT_ZC		0x26

#define CS42L56_AMUTE_HPLO_MUX		0x27

#define CS42L56_HPA_VOLUME		0x28

#define CS42L56_HPB_VOLUME		0x29

#define CS42L56_LOA_VOLUME		0x2a

#define CS42L56_LOB_VOLUME		0x2b

#define CS42L56_LIM_THRESHOLD_CTL	0x2c

#define CS42L56_LIM_CTL_RELEASE_RATE	0x2d

#define CS42L56_LIM_ATTACK_RATE		0x2e



/* Device ID and Rev ID Masks */

#define CS42L56_DEVID			0x56

#define CS42L56_CHIP_ID_MASK		0xff

#define CS42L56_AREV_MASK		0x1c

#define CS42L56_MTLREV_MASK		0x03



/* Power bit masks */

#define CS42L56_PDN_ALL_MASK		0x01

#define CS42L56_PDN_ADCA_MASK		0x02

#define CS42L56_PDN_ADCB_MASK		0x04

#define CS42L56_PDN_CHRG_MASK		0x08

#define CS42L56_PDN_BIAS_MASK		0x10

#define CS42L56_PDN_VBUF_MASK		0x20

#define CS42L56_PDN_LOA_MASK		0x03

#define CS42L56_PDN_LOB_MASK		0x0c

#define CS42L56_PDN_HPA_MASK		0x30

#define CS42L56_PDN_HPB_MASK		0xc0



/* serial port and clk masks */

#define CS42L56_MASTER_MODE		1

#define CS42L56_SLAVE_MODE		0

#define CS42L56_MS_MODE_MASK		0x40

#define CS42L56_SCLK_INV		1

#define CS42L56_SCLK_INV_MASK		0x20

#define CS42L56_SCLK_MCLK_MASK		0x18

#define CS42L56_MCLK_PREDIV_MASK	0x04

#define CS42L56_MCLK_DIV2_MASK		0x02

#define CS42L56_MCLK_DIS_MASK		0x01

#define CS42L56_CLK_AUTO_MASK		0x20

#define CS42L56_CLK_RATIO_MASK		0x1f

#define CS42L56_DIG_FMT_I2S		0

#define CS42L56_DIG_FMT_LEFT_J		1

#define CS42L56_DIG_FMT_MASK		0x08



/* Class H and misc ctl masks */

#define CS42L56_ADAPT_PWR_MASK		0xc0

#define CS42L56_CHRG_FREQ_MASK		0x0f

#define CS42L56_DIG_MUX_MASK		0x80

#define CS42L56_ANLGSFT_MASK		0x10

#define CS42L56_ANLGZC_MASK		0x08

#define CS42L56_DIGSFT_MASK		0x04

#define CS42L56_FREEZE_MASK		0x01

#define CS42L56_MIC_BIAS_MASK		0x03

#define CS42L56_HPFA_FREQ_MASK		0x03

#define CS42L56_HPFB_FREQ_MASK		0xc0

#define CS42L56_AIN1A_REF_MASK		0x10

#define CS42L56_AIN2A_REF_MASK		0x40

#define CS42L56_AIN1B_REF_MASK		0x20

#define CS42L56_AIN2B_REF_MASK		0x80



/* Playback Capture ctl masks */

#define CS42L56_PDN_DSP_MASK		0x80

#define CS42L56_DEEMPH_MASK		0x40

#define CS42L56_PLYBCK_GANG_MASK	0x10

#define CS42L56_PCM_INV_MASK		0x0c

#define CS42L56_MUTE			1

#define CS42L56_UNMUTE			0

#define CS42L56_ADCAMIX_MUTE_MASK	0x40

#define CS42L56_ADCBMIX_MUTE_MASK	0x80

#define CS42L56_PCMAMIX_MUTE_MASK	0x10

#define CS42L56_PCMBMIX_MUTE_MASK	0x20

#define CS42L56_MSTB_MUTE_MASK		0x02

#define CS42L56_MSTA_MUTE_MASK		0x01

#define CS42L56_ADCA_MUTE_MASK		0x01

#define CS42L56_ADCB_MUTE_MASK		0x02

#define CS42L56_HP_MUTE_MASK		0x80

#define CS42L56_LO_MUTE_MASK		0x80



/* Beep masks */

#define CS42L56_BEEP_FREQ_MASK		0xf0

#define CS42L56_BEEP_ONTIME_MASK	0x0f

#define CS42L56_BEEP_OFFTIME_MASK	0xe0

#define CS42L56_BEEP_CFG_MASK		0xc0

#define CS42L56_BEEP_TREBCF_MASK	0x18

#define CS42L56_BEEP_BASSCF_MASK	0x06

#define CS42L56_BEEP_TCEN_MASK		0x01

#define CS42L56_BEEP_RATE_SHIFT		4

#define CS42L56_BEEP_EN_MASK		0x3f





/* Supported MCLKS */

#define CS42L56_MCLK_5P6448MHZ		5644800

#define CS42L56_MCLK_6MHZ		6000000

#define CS42L56_MCLK_6P144MHZ		6144000

#define CS42L56_MCLK_11P2896MHZ		11289600

#define CS42L56_MCLK_12MHZ		12000000

#define CS42L56_MCLK_12P288MHZ		12288000

#define CS42L56_MCLK_22P5792MHZ		22579200

#define CS42L56_MCLK_24MHZ		24000000

#define CS42L56_MCLK_24P576MHZ		24576000



/* Clock ratios */

#define CS42L56_MCLK_LRCLK_128		0x08

#define CS42L56_MCLK_LRCLK_125		0x09

#define CS42L56_MCLK_LRCLK_136		0x0b

#define CS42L56_MCLK_LRCLK_192		0x0c

#define CS42L56_MCLK_LRCLK_187P5	0x0d

#define CS42L56_MCLK_LRCLK_256		0x10

#define CS42L56_MCLK_LRCLK_250		0x11

#define CS42L56_MCLK_LRCLK_272		0x13

#define CS42L56_MCLK_LRCLK_384		0x14

#define CS42L56_MCLK_LRCLK_375		0x15

#define CS42L56_MCLK_LRCLK_512		0x18

#define CS42L56_MCLK_LRCLK_500		0x19

#define CS42L56_MCLK_LRCLK_544		0x1b

#define CS42L56_MCLK_LRCLK_750		0x1c

#define CS42L56_MCLK_LRCLK_768		0x1d





#define CS42L56_MAX_REGISTER		0x34



#endif