Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2325ff30 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amd/display/dm: add vega12 support 



Add support for vega12 to the display manager.

Acked-by: default avatarChristian König <christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Reviewed-by: default avatarFeifei Xu <Feifei.Xu@amd.com>
parent f79f3fc1

drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c

+4 −0
Original line number Diff line number Diff line
@@ -1130,6 +1130,7 @@ static int dce110_register_irq_handlers(struct amdgpu_device *adev) 
	unsigned client_id = AMDGPU_IH_CLIENTID_LEGACY;



	if (adev->asic_type == CHIP_VEGA10 ||

	    adev->asic_type == CHIP_VEGA12 ||

	    adev->asic_type == CHIP_RAVEN)

		client_id = SOC15_IH_CLIENTID_DCE;
@@ -1501,6 +1502,7 @@ static int amdgpu_dm_initialize_drm_device(struct amdgpu_device *adev) 
	case CHIP_POLARIS10:

	case CHIP_POLARIS12:

	case CHIP_VEGA10:

	case CHIP_VEGA12:

		if (dce110_register_irq_handlers(dm->adev)) {

			DRM_ERROR("DM: Failed to initialize IRQ\n");

			goto fail;
@@ -1698,6 +1700,7 @@ static int dm_early_init(void *handle) 
		adev->mode_info.plane_type = dm_plane_type_default;

		break;

	case CHIP_VEGA10:

	case CHIP_VEGA12:

		adev->mode_info.num_crtc = 6;

		adev->mode_info.num_hpd = 6;

		adev->mode_info.num_dig = 6;
@@ -1945,6 +1948,7 @@ static int fill_plane_attributes_from_fb(struct amdgpu_device *adev, 
			AMDGPU_TILING_GET(tiling_flags, PIPE_CONFIG);



	if (adev->asic_type == CHIP_VEGA10 ||

	    adev->asic_type == CHIP_VEGA12 ||

	    adev->asic_type == CHIP_RAVEN) {

		/* Fill GFX9 params */

		plane_state->tiling_info.gfx9.num_pipes =