Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1f5974ca authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "msm: vidc: Enabling FAL10 feature for Video"

parents 9af99ae9 aa733918
Loading
Loading
Loading
Loading
+1 −0
Original line number Original line Diff line number Diff line
@@ -1237,6 +1237,7 @@ static inline int __boot_firmware(struct venus_hfi_device *device)


	/* Enable interrupt before sending commands to venus */
	/* Enable interrupt before sending commands to venus */
	__write_register(device, VIDC_CPU_CS_H2XSOFTINTEN, 0x1);
	__write_register(device, VIDC_CPU_CS_H2XSOFTINTEN, 0x1);
	__write_register(device, VIDC_CPU_CS_X2RPMh, 0x0);


	return rc;
	return rc;
}
}
+9 −0
Original line number Original line Diff line number Diff line
@@ -61,6 +61,15 @@


#define VIDC_CPU_CS_SCIBARG3		(VIDC_CPU_CS_BASE_OFFS + 0x6C)
#define VIDC_CPU_CS_SCIBARG3		(VIDC_CPU_CS_BASE_OFFS + 0x6C)


/* FAL10 Feature Control */
#define VIDC_CPU_CS_X2RPMh		(VIDC_CPU_CS_BASE_OFFS + 0x168)
#define VIDC_CPU_CS_X2RPMh_MASK0_BMSK	0x1
#define VIDC_CPU_CS_X2RPMh_MASK0_SHFT	0x0
#define VIDC_CPU_CS_X2RPMh_MASK1_BMSK	0x2
#define VIDC_CPU_CS_X2RPMh_MASK1_SHFT	0x1
#define VIDC_CPU_CS_X2RPMh_SWOVERRIDE_BMSK	0x4
#define VIDC_CPU_CS_X2RPMh_SWOVERRIDE_SHFT	0x3

#define VIDC_CPU_IC_SOFTINT		(VIDC_CPU_IC_BASE_OFFS + 0x150)
#define VIDC_CPU_IC_SOFTINT		(VIDC_CPU_IC_BASE_OFFS + 0x150)
#define VIDC_CPU_IC_SOFTINT_H2A_BMSK	0x1
#define VIDC_CPU_IC_SOFTINT_H2A_BMSK	0x1
#define VIDC_CPU_IC_SOFTINT_H2A_SHFT	0x0
#define VIDC_CPU_IC_SOFTINT_H2A_SHFT	0x0