Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1f3feacb authored by Christophe Roullier's avatar Christophe Roullier Committed by David S. Miller
Browse files

dt-bindings: stm32-dwmac: add support of MPU families 



Add description for Ethernet MPU families fields

Signed-off-by: default avatarChristophe Roullier <christophe.roullier@st.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 6528e02c

Documentation/devicetree/bindings/net/stm32-dwmac.txt

+16 −2
Original line number Diff line number Diff line
@@ -6,14 +6,28 @@ Please see stmmac.txt for the other unchanged properties. 
The device node has following properties.



Required properties:

- compatible:  Should be "st,stm32-dwmac" to select glue, and

- compatible:  For MCU family should be "st,stm32-dwmac" to select glue, and

	       "snps,dwmac-3.50a" to select IP version.

	       For MPU family should be "st,stm32mp1-dwmac" to select

	       glue, and "snps,dwmac-4.20a" to select IP version.

- clocks: Must contain a phandle for each entry in clock-names.

- clock-names: Should be "stmmaceth" for the host clock.

	       Should be "mac-clk-tx" for the MAC TX clock.

	       Should be "mac-clk-rx" for the MAC RX clock.

	       For MPU family need to add also "ethstp" for power mode clock and,

	                                       "syscfg-clk" for SYSCFG clock.

- interrupt-names: Should contain a list of interrupt names corresponding to

           the interrupts in the interrupts property, if available.

		   Should be "macirq" for the main MAC IRQ

		   Should be "eth_wake_irq" for the IT which wake up system

- st,syscon : Should be phandle/offset pair. The phandle to the syscon node which

	       encompases the glue register, and the offset of the control register.



Optional properties:

- clock-names:     For MPU family "mac-clk-ck" for PHY without quartz

- st,int-phyclk (boolean) :  valid only where PHY do not have quartz and need to be clock

	           by RCC



Example:



	ethernet@40028000 {