Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1d16d401 authored by Haseeb Khan's avatar Haseeb Khan
Browse files

ARM: dts: msm: Enable CVP SMMU fault tolerance and Stall disable

"non-fatal" -> smmu will not bug_on for s1 fault.
Avoid system crash when CVP SMMU fault happens.
CVP SSR can recover SMMU faults now
"stall-disable" -> smmu terminates pending transaction
Invokes smmu_fault_handler and triggers vnoc interrupt
independently. So, firmware can quickly write sys_error
pkt(previous transactions were not stalled for that CB)
to message queue.

Change-Id: I1e3809f401a95fcc2f551b8ba38dadcc4cc55d7b
parent 6eb3db1f
Loading
Loading
Loading
Loading
+3 −0
Original line number Diff line number Diff line
@@ -61,6 +61,7 @@
				<&apps_smmu 0x2120 0x400>;
			buffer-types = <0xfff>;
			qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
			qcom,iommu-faults = "non-fatal", "stall-disable";
		};


@@ -72,6 +73,7 @@
			buffer-types = <0x741>;
			qcom,iommu-dma-addr-pool = <0x01000000 0x25800000>;
			qcom,iommu-vmid = <0xB>;
			qcom,iommu-faults = "non-fatal", "stall-disable";
		};

		cvp_secure_pixel_cb {
@@ -82,6 +84,7 @@
			buffer-types = <0x106>;
			qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
			qcom,iommu-vmid = <0xA>;
			qcom,iommu-faults = "non-fatal", "stall-disable";
		};

		/* Memory Heaps */